

# DesignWare DW\_apb\_i2c Databook

DesignWare Synthesizable Components for AMBA 2 DW\_apb\_i2c

> Version 1.08a April 16, 2007

## **Copyright Notice and Proprietary Information**

Copyright © 2007 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Registered Trademarks (®)**

Synopsys, AMPS, Arcadia, C Level Design, C2HDL, C2V, C2VHDL, Cadabra, Calaveras Algorithm, CATS, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSPICE, Hypermodel, I, iN-Phase, in-Sync, Leda, MAST, Meta, Meta-Software, ModelAccess, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PowerMill, PrimeTime, RailMill, Raphael, RapidScript, Saber, SiVL, SNUG, SolvNet, Stream Driven Simulator, Superlog, System Compiler, Testify, TetraMAX, TimeMill, TMA, VCS, Vera, and Virtual Stepper are registered trademarks of Synopsys, Inc.

#### Trademarks (™)

abraCAD, abraMAP, Active Parasitics, AFGen, Apollo, Apollo II, Apollo-DPII, Apollo-GA, ApolloGAII, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanTestchip, AvanWaves, BCView, Behavioral Compiler, BOA, BRT, Cedar, ChipPlanner, Circuit Analysis, Columbia, Columbia-CE, Comet 3D, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, Cyclelink, Davinci, DC Expert, DC Expert *Plus*, DC Professional, DC Ultra, DC Ultra Plus, Design Advisor, Design Analyzer, Design Vision, DesignerHDL, DesignTime, DFM-Workbench, DFT Compiler, Direct RTL, Direct Silicon Access, Discovery, DW8051, DWPCI, Dynamic-Macromodeling, Dynamic Model Switcher, ECL Compiler, ECO Compiler, EDAnavigator, Encore, Encore PQ, Evaccess, ExpressModel, Floorplan Manager, Formal Model Checker, FoundryModel, FPGA Compiler II, FPGA *Express*, Frame Compiler, Galaxy, Gatran, HDL Advisor, HDL Compiler, Hercules, Hercules-Explorer, Hercules-II, Hierarchical Optimization Technology, High Performance Option, HotPlace, HSPICE-Link, iN-Tandem, Integrator, Interactive Waveform Viewer, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, JVXtreme, Liberty, Libra-Passport, Library Compiler, Libra-Visa, Magellan, Mars, Mars-Rail, Mars-Xtalk, Medici, Metacapture, Metacircuit, Metamanager, Metamixsim, Milkyway, ModelSource, Module Compiler, MS-3200, MS-3400, Nova Product Family, Nova-ExploreRTL, Nova-Trans, Nova-VeriLint, Nova-VHDLlint, Optimum Silicon, Orion\_ec, Parasitic View, Passport, Planet, Planet-RL, Polaris, Polaris-CBS, Polaris-MT, Power Compiler, RTL Analyzer, Saturn, ScanBand, Schematic Compiler, Scirocco, Scirocco-i, Shadow Debugger, Silicon Blueprint, Silicon Early Access, SinglePass-SoC, Smart Extraction, SmartLicense, SmartModel Library, Softwire, Source-Level Design, Star-Star-DS, Star-MTB, Star-Power, Star-RCXT, Star-Sim, Star-SimXT, Star-Time, Star-XP, SWIFT, Taurus-Device, Taurus-Layout, Taurus-Lithography, Taurus-Process, Taurus-Topography, Taurus-Visual, Taurus-Workbench, TimeSlice, TimeTracker, Timing Annotator, TopoPlace, TopoRoute,

#### Service Marks (℠)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license. ARM and AMBA are registered trademarks of ARM Limited. All other product or company names may be trademarks of their respective owners.

# Contents

Preface	. 7
About This Manual	. 7
Related Documents	. 7
Manual Overview	. 7
Typographical and Symbol Conventions	. 8
Revision History	. 9
Getting Help	. 9
Additional Information	10
Comments?	10
Chapter 1	
Product Overview	11
DesignWare AMBA System Overview	11
DesignWare AMBA System Block Diagram	11
General product Description	13
DW anh i2c Block Diagram	13
Features	13
Standards Compliance	17
Verification Environment Overview	14
	14
Where To Go From Here	14
	15
Chapter 2	
Building and Verifying a Subsystem	17
Setting up Your Environment	17
Overview of the Configuration and Integration Process	18
Start coreAssembler	21
Add DW_apb_i2c to the Subsystem	22
Check Your Environment	27
Configure DW_apb_i2c	28
Complete Signal Connections	29
Generate Subsystem RTL	29
Create Gate-Level Netlist	30
Checking Synthesis Status and Results	33
Synthesis Output Files	34
Running Synthesis from Command Line	34
Create Component GTECH Simulation Model	34
Verify Component	36
Checking Simulation Status and Results	39
Applying Default Verification Attributes	39
Verify the Subsystem	40
Formal Verification	40
Create Testbench	40

Checking Subsystem Verification Status and Results	43
Create a Batch Script	44
Export the Subsystem	44
Chapter 3	
Functional Description	45
	45
	+3
I <sup>-</sup> C Terminology	47
I <sup>2</sup> C Bus Terms	47
Bus Transfer Terms	48
I <sup>2</sup> C Behavior	49
I <sup>2</sup> C Protocols	50
START and STOP Conditions	50
Addressing Slave Protocol	50
Transmitting and Receiving Protocol	52
START BYTE Transfer Protocol	53
Multiple Master Arbitration	54
Clock Synchronization	55
Operation Modes	56
Slave Mode Operation	56
Master Mode Operation	60
Disabling DW_apb_i2c	62
IC_CLK Frequency Configuration	63
DMA Controller Interface	65
Enabling the DMA Controller Interface	66
Overview of Operation	66
Transmit Watermark Level and Transmit FIFO Underflow	68
Choosing the Transmit Watermark Level	68
Selecting DEST_MSIZE and Transmit FIFO Overflow	69
Receive Watermark Level and Receive FIFO Overflow	70
Choosing the Receive Watermark level	70
Selecting SRC_MSIZE and Receive FIFO Underflow	70
Handshaking Interface Operation	71
APB Interface	74
Chapter 4	
Parameters	75
Parameter Descriptions	75
Configuration Parameters	76
Chapter 5	
Chapter 5 Signals	05
DW and i2a Interface Diagram	00 02
	00 97
DW aph j2c Signal Descriptions	0/
	00

Chapter 6	
Registers	99
Register Memory Map	100
Registers and Field Descriptions	104
Operation of the Interrupt Registers	135
Chapter 7	
Programming the DW aph i <sup>2</sup> c	155
Software Registers	155
Software Drivers	155
	100
Chapter 8	
Verification	157
Overview of Vera Tests	157
APB Slave Interface	158
DW_apb_i2c Master Operation	158
DW_apb_i2c Slave Operation	159
DW_apb_i2c Interrupts	159
DMA Handshaking Interface	159
DW_apb_i2c Dynamic IC_TAR and IC_10BITADDR_MASTER Update	159
Generate NACK as a Slave-Receiver	159
SCL Held Low for Duration Specified in IC_SDA_SETUP	159
Generate ACK/NACK for General Call	160
Overview of DW_apb_i2c Testbench	160
Chapter 0	
Integration Considerations	163
Digital/Analog Domain Functional Partitioning	163
Digital/Analog Domain Functional Fatutioning	164
Reading From Unwood Logotions	164
22 hit Due System	104
52-bit Dus System	103
	100
8-bit Bus System	100
Prod Timing Operation	10/
Read Timing Operation	168
Accessing Top-level Constraints	168
•••••••••••••••••••••••••••••••••••••••	109
Appendix A	
Building and Verifying Your DW_apb_i2c	171
Setting Up Your Environment	171
Starting coreConsultant	172
Checking Your Environment	173
Configuring the DW_apb_i2c	173
Synthesizing the DW_apb_i2c	174
Checking Synthesis Status and Results	174
Synthesis Output Files	174

Running Synthesis from Command Line ..... 175

Other Synthesis Information	175
Verifying the DW_apb_i2c	175
Creating GTECH Simulation Models	175
Verify the Simulation Model	177
Checking Simulation Status and Results	180
Creating a Batch Script	180
Applying Default Verification Attributes	181
Appendix B	
Database Description	<b>183</b>
Design/HDL Files	184
RTL-Level Files	184
Simulation Model Files	185
Register Map Files	185
Synthesis Files	186
Verification Reference Files	186
Appendix C	
DesignWare QuickStart Designs	<b>187</b>
QuickStart Example Designs	187
Appendix D	
DW_apb_i2c Application Notes	189
Appendix E	
Glossary	191
Index	195

## Preface

## **About This Manual**

This databook provides information that you need to interface the DW\_apb\_i2c to the Advanced Peripheral Bus (APB). The DW\_apb\_i2c conforms to the *AMBA Specification, Revision 2.0* from ARM.

The information in this databook includes an overview, pin and parameter descriptions, a memory map, and functional behavior of the component. An overview of the testbench, a description of the tests that are run to verify the coreKit, and synthesis information for the component are also provided.

#### **Related Documents**

To see a complete listing of documentation within the DesignWare Synthesizable Components for AMBA 2, refer to the *Guide to DesignWare AMBA IP Component Documentation*.

#### **Manual Overview**

This manual contains the following chapters and appendixes:

Chapter 1 "Product Overview"	Provides a DesignWare AMBA System Overview, a component block diagram, basic features, and an overview of the verification environment
Chapter 2 "Building and Verifying a Subsystem"	Provides getting started information that allows you to walk through the process of using the DW_apb_i2c with Synopsys' coreAssembler tool.
Chapter 3 "Functional Description"	Describes the functional operation of the DW_apb_i2c.
Chapter 4 "Parameters"	Identifies the configurable parameters supported by the DW_apb_i2c.
Chapter 5 "Signals"	Provides a list and description of the DW_apb_i2c signals.
Chapter 6 "Registers"	Describes the programmable registers of the DW_apb_i2c.
Chapter 7 "Programming the DW_apb_i2c"	Provides information needed to program the configured DW_apb_i2c.
Chapter 8 "Verification"	Provides information on verifying the configured DW_apb_i2c.
Chapter 9 "Integration Considerations"	Includes information you need to integrate the configured DW_apb_i2c into your design.

Appendix A "Building and Verifying Your DW_apb_i2c"	Provides getting started information that allows you to walk through the process of using the DW_apb_i2c with Synopsys coreConsultant tool.
Appendix B "Database Description"	Provides deliverables and reference files generated from the coreConsultant flow.
Appendix C "DesignWare QuickStart Designs"	Provides the locations of QuickStart examples that integrate most DesignWare AMBA Synthesizable Components into an SoC design that you can simulate.
Appendix D "DW_apb_i2c Application Notes"	Contains information about application notes for the DW_apb_i2c component.
Appendix E "Glossary"	Provides a glossary of general terms.

## **Typographical and Symbol Conventions**

The following conventions are used throughout this document:

Convention	Description and Example
%	Represents the UNIX prompt.
Bold	User input (text entered by the user). % cd \$LMC_HOME/hdl
Monospace	System-generated text (prompts, messages, files, reports). No Mismatches: 66 Vectors processed: 66 Possible"
<i>Italic</i> or <i>Italic</i>	Variables for which you supply a specific value. As a command line example: * setenv LMC_HOME prod_dir In body text: In the previous example, prod_dir is the directory where your product must be installed.
(Vertical rule)	Choice among alternatives, as in the following syntax example: -effort_level low   medium   high
[ ] (Square brackets)	Enclose optional parameters: <i>pin1</i> [ <i>pin2 pinN</i> ] In this example, you must enter at least one pin name ( <i>pin1</i> ), but others are optional ([ <i>pin2 pinN</i> ]).
TopMenu > SubMenu	Pulldown menu paths, such as: File > Save As

Table 1:	Documentation	Conventions
		••••••

## **Revision History**

This table shows the revision history for the databook from release to release. This is being tracked from version 1.08a onward.

Version	Databook Date		Description
1.06a	September 19, 2006		
1.08a	March 6, 2007	• Fixed following doc and RTL STARs:	
		9000087109:	Updated the IC_TAR register update rules to remove RdReqMode.
		9000099055:	Corrected an incorrect description of the RD_REQ bit in the IC_RAW_INTR_STAT register.
		9000099184:	Remove an incorrect statement in the IC_ENABLE[0] register bit field concerning the disabling of the I <sup>2</sup> C. The incorrect statement regarding what occurs when I <sup>2</sup> C is disabled was:
			"The interrupt bits in the IC_RAW_INTR_STAT register are cleared."
		9000160810:	Updated the IC_DMA_TDLR register with the correct width of TX_ABW-1:0.
		9000160811:	Corrected the reserved bit field of the IC_DMA_TDLR register to be 31:TX_ABW instead of 31: TX_ABW+1.
		9000160811:	Added an explanation of how the Derived Constants in Table 9 on page 84 are created.
		• Removed IC	_RX_FULL_GEN_NACK configuration parameter.
		• RTL bug fixe	es. See the <i>DesignWare DW_apb_i2c Release Notes</i> .
		• Fixed a "glitt RESTART. F <i>Release Note</i>	ch" that was found when DW_apb_i2c generated a For more information, see the <i>DesignWare DW_apb_i2c</i> es.

#### Table 2: Databook Revision History

## **Getting Help**

If you have a question about using Synopsys products, please consult product documentation that is installed on your network or located at the root level of your Synopsys product CD-ROM (if available). You can also access documentation for DesignWare products on the Web:

• Product documentation for many DesignWare products:

http://www.synopsys.com/designware/docs

• Datasheets for individual DesignWare IP components, located using "Search for IP":

http://www.synopsys.com/designware

You can also contact the Synopsys Support Center in the following ways:

• Open a call to your local support center using this page:

http://www.synopsys.com/support/support.html

- Send an e-mail message to support\_center@synopsys.com.
- Telephone your local support center:
  - United States:
     Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific Time, Mon—Fri.
  - Canada: Call 1-650-584-4200 from 7 AM to 5:30 PM Pacific Time, Mon—Fri.
  - All other countries: Find other local support center telephone numbers at the following URL:

http://www.synopsys.com/support/support\_ctr

#### **Additional Information**

For additional Synopsys documentation, refer to the following page:

http://www.synopsys.com/designware/docs

For up-to-date information about the latest Synthesizable IP and verification models, visit the DesignWare home page:

http://www.synopsys.com/designware

## **Comments?**

To report errors or make suggestions, please send e-mail to:

support\_center@synopsys.com.

To report an error that occurs on a specific page, select the entire page (including headers and footers), and copy to the buffer. Then paste the buffer to the body of your e-mail message. This will provide us with information to identify the source of the problem.

# **T** Product Overview

This chapter describes the DesignWare APB I<sup>2</sup>C Interface Peripheral, referred to as DW\_apb\_i<sup>2</sup>c. The DW\_apb\_i<sup>2</sup>c component is an AMBA 2.0-compliant Advanced Peripheral Bus (APB) slave device and is part of the family of DesignWare AMBA Synthesizable Components.

The topics included in this chapter are:

- "DesignWare AMBA System Overview"
- "General product Description" on page 13
- "Features" on page 13
- "Standards Compliance" on page 14
- "Verification Environment Overview" on page 14
- "Licenses" on page 14
- "Where To Go From Here" on page 15

## **DesignWare AMBA System Overview**

The Synopsys DesignWare AMBA Synthesizable Components environment is a parameterizable bus system containing AMBA version 2.0-compliant AHB (Advanced High-performance Bus) and APB (Advanced Peripheral Bus) components.

#### DesignWare AMBA System Block Diagram

The following figure illustrates one example of this environment, including the AHB bus, the APB Bus (includes the APB Bridge), AHB multi-layer interconnect IP, APB peripheral components, verification Master/Slave models, and bus monitors. In order to display the databook for a DW\_\* component, click on the corresponding component object in the illustration.

### Ø

Attention

Links resolve only if you are viewing this databook from your \$DESIGNWARE\_HOME tree, and to only those components that are installed in the tree.



Figure 1: Example of DW\_apb\_i2c in a Complete System

## **General product Description**

The DW\_apb\_i2c is a configurable, synthesizable, and programmable control bus that provides support for the communications link between integrated circuits in a system. It is a simple two-wire bus with a software-defined protocol for system control, which is used in temperature sensors and voltage level translators to EEPROMs, general-purpose I/O, A/D and D/A converters, CODECs, and many types of microprocessors.

#### DW\_apb\_i2c Block Diagram

Figure 2 illustrates a simple block diagram of DW\_apb\_i2c. For a more detailed block diagram and description of the component, refer to Chapter 3, "Functional Description" on page 45.



Figure 2: Block Diagram of DW\_apb\_i2c

## **Features**

DW\_apb\_i2c has the following features:

#### I<sup>2</sup>C Features

- Two-wire I<sup>2</sup>C serial interface consists of a serial data line (SDA) and a serial clock (SCL)
- Three speeds:
  - Standard mode (100 Kb/s)
  - Fast mode (400 Kb/s)
  - High-speed mode (3.4 Mb/s)
- Clock synchronization
- Master OR slave I<sup>2</sup>C operation

- 7- or 10-bit addressing
- 7- or 10-bit combined format transfers
- Bulk transmit mode
- Ignores CBUS addresses (an older ancestor of I<sup>2</sup>C that used to share the I<sup>2</sup>C bus)
- Transmit and receive buffers
- Interrupt or polled-mode operation
- Handles Bit and Byte waiting at all bus speeds
- Simple software interface consistent with DesignWare APB peripherals
- Component parameters for configurable software driver support
- DMA handshaking interface compatible with the DW\_ahb\_dmac handshaking interface

The DW\_apb\_i2c requires external hardware components as support in order to be compliant in an I<sup>2</sup>C system. The descriptions are detailed later in this document.

It must also be noted that the DW\_apb\_i2c should only be operated either as (but not both):

- A sole master in an I<sup>2</sup>C system and programmed only as a Master; OR
- A slave in an I<sup>2</sup>C system and programmed only as a Slave.

#### DesignWare AMBA APB Slave Interface

• Support for APB data bus widths of 8, 16, and 32 bits

Source code for this component is available on a per-project basis as a DesignWare Core; contact your local sales office for the details.

## **Standards Compliance**

The DW\_apb\_i2c component conforms to the *AMBA Specification, Revision 2.0* from ARM. Readers are assumed to be familiar with this specification.

## **Verification Environment Overview**

The DW\_apb\_i2c includes an extensive verification environment, which sets up and invokes your selected simulation tool to execute tests that verify the functionality of the configured component. You can then analyze the results of the simulation.

The "Verification" on page 157 chapter discusses the specific procedures for verifying the DW\_apb\_i2c.

## Licenses

Before you begin using the DW\_apb\_i2c, you must have a valid license. For more information, refer to "Licenses" in the *DesignWare AMBA Synthesizable Components Installation Guide*.

## Where To Go From Here

At this point, you may want to get started working with the DW\_apb\_i2c component within a subsystem or by itself. Synopsys provides several tools within its coreTools suite of products for the purposes of configuration, synthesis, and verification of single or multiple synthesizable IP components—coreConsultant and coreAssembler. For information on the different coreTools, refer to *Guide to coreTools Documentation*.

While coreConsultant is the basic tool used to create a *workspace* for a single component, coreAssembler enables you to work with a component within the context of a subsystem. (A workspace is your working version of a DesignWare AMBA Synthesizable IP component.) Additionally, coreAssembler provides additional subsystem simulation functionality that enhances coreAssembler.

The following table provides common activities and the recommended tool for either single or multiple components.

Activity	Recommended Tool	
Single Component		
Configuration	coreConsultant	
Synthesis	coreConsultant	
Verification	coreConsultant	
Multiple Components		
Configuration	coreAssembler	
Synthesis	coreAssembler	
Formal verification	coreAssembler	
Creation of top-level subsystem RTL	coreAssembler	
Address map creation	coreAssembler	
Subsystem simulation	coreAssembler	
Creation of subsystem templates	coreAssembler	
Importation of non-DesignWare IP	coreAssembler	

#### Table 3: Tool Comparison

For more information about implementing your DW\_apb\_i2c component within a DesignWare AMBA subsystem using coreAssembler, refer to Chapter 2, "Building and Verifying a Subsystem" on page 17.

For more information about configuring, synthesizing, and verifying just your DW\_apb\_i2c component, refer to Appendix A, "Building and Verifying Your DW\_apb\_i2c" on page 171.

# 2

# **Building and Verifying a Subsystem**

This chapter documents the step-by-step process you use to connect, configure, synthesize, and verify a DW\_apb\_i2c component within a simple DesignWare AMBA subsystem using the coreAssembler tool. You use coreAssembler to create a workspace, which is your working version of a DesignWare AMBA Synthesizable IP (SIP) subsystem. You can create several workspaces to experiment with different design alternatives.

When used with the DesignWare Library, coreAssembler adds subsystem simulation to the standard coreAssembler functionalities. For detailed information about coreAssembler, refer to the *coreAssembler User Guide*.

If you want to build and verify only one component, coreConsultant is most likely the best tool for you to use. For specific information about using coreConsultant to configure, synthesize, and verify your DW\_apb\_i2c component, refer to Appendix A on page 171.

The topics in this chapter are as follows:

- 1. "Setting up Your Environment" on page 17
- 2. "Overview of the Configuration and Integration Process" on page 18
- 3. "Start coreAssembler" on page 21
- 4. "Check Your Environment" on page 27
- 5. "Add DW\_apb\_i2c to the Subsystem" on page 22
- 6. "Configure DW\_apb\_i2c" on page 28
- 7. "Complete Signal Connections" on page 29
- 8. "Generate Subsystem RTL" on page 29
- 9. "Create Gate-Level Netlist" on page 30
- 10. "Create Component GTECH Simulation Model" on page 34
- 11. "Verify Component" on page 36
- 12. "Verify the Subsystem" on page 40
- 13. "Create a Batch Script" on page 44
- 14. "Export the Subsystem" on page 44

## **Setting up Your Environment**

DW\_apb\_i2c is included with a DesignWare Synthesizable Components for AMBA 2 release; it is assumed that you have already downloaded and installed the release. However, to download and install the latest versions of required tools, refer to the *DesignWare AMBA Synthesizable Components Installation Guide*.

You also need to set up your environment correctly using specific environment variables, such as DESIGNWARE\_HOME, VERA\_HOME, PATH, and SYNOPSYS. If you are not familiar with these requirements and the necessary licenses, refer to "Setting up Your Environment" in the *DesignWare AMBA Synthesizable Components Installation Guide*.

## **Overview of the Configuration and Integration Process**

Once you have correctly downloaded and installed a release of DesignWare AMBA synthesizable components and then set up your environment, you can begin building your DesignWare AMBA subsystem with coreAssembler.

Figure 3 illustrates coreAssembler's usage flow from invoking the tool to creating a workspace to stepping through the activities in the GUI. Table 4 on page 18 provides a description of the workspace directory and subdirectories.



 ${f 3}$  ) Use coreAssembler to create, synthesize, and verify your subsystem

#### Figure 3: coreAssembler Usage Flow

#### Table 4: coreAssembler Workspace Directory Contents

Directory/Subdirectory	Description	
Directories containing files to be used after exiting coreAssembler.		
export	Contains the files you will need once you exit coreAssembler. These files will be used to integrate the results from the completed source configuration and synthesis activities into your larger system (outside coreAssembler). An index.html file in this directory describes all of the exported files. For more details about the files in this directory, refer to "Export Directory" in <i>Using DesignWare Library IP in coreAssembler</i> .	
src	Includes the subsystem top-level RTL file, design_name.v.	

Directory/Subdirectory	Description	
Directories containing files not generally used after exiting coreAssembler.		
components	Includes a directory for each DW AMBA Synthesizable IP instance connected in the subsystem.	
components/instance_name	Contains the data for each IP component instance. This is the instance name of the component used in the design. Each <i>instance_name</i> directory is equivalent to a coreConsultant component workspace. See the IP component's databook for details of this directory structure.	
kb	Contains knowledge base information used by coreAssembler. These are binary files containing the state of the design.	
report	Contains all of the reports created by coreAssembler during build, configuration, test and synthesis phases. An index.html file in this directory links to many of these generated reports.	
scratch	Contains temp files used during the coreAssembler processes.	
syn	Contains synthesis files for the subsystem. This directory is created when you complete all of the activities in the <b>Create Gate-Level Netlist</b> (synthesis) activity group in coreAssembler.	

#### Table 4: coreAssembler Workspace Directory Contents (Continued)

#### Table 5: coreAssembler Testbench Workspace Directory Contents

Directory/Subdirectory	Description	
Directories containing files to be used after exiting coreAssembler.		
export	Contains the files you will need once you exit coreAssembler. These files will be used to integrate the results from the completed verification activities into your larger system (outside i2c). An index.html file in this directory describes all of the exported files. For more details about the files in this directory, refer to "Export Directory" in Using DesignWare Library IP in coreAssembler.	
sim/stimulus/component_name	Contains the test stimulus files in Verilog and C.	
sim/testbench/all	Includes the testbench file for the DUT, <i>design_name_tb.v</i> , subsystem source file list, design_name.lst, and simulation execution script run.scr.	
src	Includes the testbench top-level RTL file, <i>design_name</i> .v.	
Directories containing files not generally used after exiting coreAssembler.		
components	Includes a directory for the DUT, and a directory for each DW AMBA Verification IP connected in the subsystem.	
kb	Contains knowledge base information used by coreAssembler. These are binary files containing the state of the design.	

Directory/Subdirectory	Description
report	Contains all of the reports created by coreAssembler during testbench build and configuration phases. An index.html file in this directory links to many of these generated reports.
scratch	Contains temp files used during the coreAssembler processes.
sim	Includes simulation files for the testbench. This directory is created when you complete the <b>Simulate Subsystem</b> activity.
sim/testbench/all/cov_results	Includes the various coverage results of the verified subsystem
syn	This directory is created but not populated for the Create Testbench activity group in coreAssembler.

#### Table 5: coreAssembler Testbench Workspace Directory Contents (Continued)

## Start coreAssembler

To invoke coreAssembler:

- 1. In a UNIX shell, navigate to a directory where you plan to locate your component workspace.
- 2. Invoke the coreAssembler tool:
  - % dw\_connect

The welcome page is displayed, similar to the one below.



3. Click on "create a new AMBA subsystem now" link to create a new workspace. After you have created a workspace, you can also continue working from the point you left off by using the "open an existing AMBA subsystem" link to open it back up.

A "Create a New Workspace" message appears, which explains some of the terms used by coreAssembler. Read this information and then click OK.

4. In the resulting dialog box, specify the workspace name, workspace root directory, and design name, or leave the defaults. To find out more about the fields in this dialog box, you can right-click over the specific item to get What's This help.

The following describes these items in more detail:

- Workspace name the name of the Unix directory where the database containing all of your design files will be kept.
- Workspace root directory the name of the Unix directory that is the "parent" to your workspace directory (Workspace name).
- **Design name** the top-level design name that is used in the top-level RTL file.

At this point, coreAssembler creates in the workspace an export directory that will eventually contain the files you need once you exit coreAssembler. For an explanation of this directory, see Table 4 on page 18. You can use these files for your own chip-level synthesis and simulation. A README file and an index.html file in this directory (created after you add components) both describe all of the exported files in this directory.

In the coreAssembler GUI, an empty schematic window is displayed and the Add Subsystem Components activity is highlighted under the Create RTL category in the Activity List on the left.

For more information about coreAssembler, refer to the *coreAssembler User Guide*. For more in-depth tutorials, refer to the "DesignWare Library IP in coreAssembler Tutorials" chapter of *Using DesignWare Library IP in coreAssembler*. For tables that list the contents of the export directory at each step of the Subsystem assembly process, refer to "Export Directory" in *Using DesignWare Library IP in coreAssembler*.

## Add DW\_apb\_i2c to the Subsystem

In a minimal subsystem using the DW\_apb\_i2c component, you would also have an AHB bus, an APB bus, and most likely a "dummy" AHB master. Therefore, the subsystem described in this chapter contains the following components: DW\_apb\_i2c, DW\_ahb, DW\_apb, and AHB Master. The last component is one that you will export up and out of the design to be replaced by your real AHB Master, such as a CPU, which you would probably add in your own environment later in the design process. At least one exported AHB master interface is required in the subsystem if you intend to do a basic "ping test" simulation.

Figure 4 illustrates the DW\_apb\_i2c in a simple subsystem.



Figure 4: DW\_apb\_i2c in Simple Subsystem

The following procedure steps you through the process of creating a simple subsystem with a DW\_apb\_i2c component.

- Use the Schematic > Add New Component menu item to display the Add Component Instance to Subsystem dialog; alternatively, you can right-click in the schematic window and choose Add New Component from the popup menu or use the Insert key.
- 2. In the Add Component Instance to Subsystem dialog, click on the specific component to add it: DW\_apb, DW\_ahb, DW\_apb\_i2c. Click Apply.

You will notice that the hresetn and hclk inputs are automatically connected together, and that the AHB\_Slave1 output of the DW\_ahb is connected to the AHB\_Slave input of the DW\_apb.

3. Notice that the DW\_ahb instance is red in the schematic view. Toggle over to the tree view by clicking the toggle icon in the toolbar and expand the i\_ahb component instance. The AHB Master line in the Interface Connections says that it is missing a connection, and the i\_ahb/Remap-Pause line shows it as disconnected.

First, you are going to export an AHB master interface from the DW\_ahb.

4. To export an AHB master interface, select the AHB Master line in the tree view, right-click, and then select **Export Interface** as illustrated in the following figure.

🖻 Components			
🖻 🖪 i_ahb (DW_ahb 2.03a)			
Interface Parameters			
Interface Connections			
<sup>⊟-</sup> AHB_Master ⇒ — <mark>Missing 1 require</mark> d	<mark>ک</mark>	Add New Component	Ins
AHB Slave [14 connu		Duplicate Component	Ctrl+C
<sup>i</sup> Slave 1: i_apb/AH	×	Remove Item	Del
<sup>—</sup> i ahb/HCLK ⇒ HCLK	P	Edit Interface Parameters	Ctrl+P
‴i ahb/HRESETn ⇒ H			
Intr fconnections still	B	Heplace Component	
i ahb/Remap-Pause		Attach Interfaces	
⊞•1999 (DVV_app 1.02a)		Rename	
Evented Interfaces		Edit Consuls Dation	
Exponed intenaces		Edit Search Paths	
PCLK ⇒i ssi/PCLK	-0-	Change Connection	1
PRESET n ⇒ r ssi/PRESET P-HCLK [connections still ava	Bc	Export Interface	Ctrl+E

The "Export Interface Instance from Subsystem" dialog opens. For this exercise, keep the default naming and click OK.

Export Interface	Instance from Subsystem	
Component name (Source of Export):	i_ahb <	
Component interface:	AHB_Master ("AHB Bus Master Ports" for D	
Name of new Exported interface:	ex_i_ahb_AHB_Master	
Export the provider-consumer as	O Consumer O Provider	
Export as a monitor interface?		
Prefix subsystem ports with the interface name?		
	QK <u>C</u> ancel <u>H</u> elp	

#### Jap Note

There are two types of configuration: that which affects external interfaces, and that which doesn't. Changing address and/or data bus widths, and endianness, affects external interfaces. These configuration changes must be completed during the Add Subsystem Components activity, since they affect other subsystem components as well. Later you will use the Configure Components activity to change a component's internal configuration.

At this stage, you can configure DW\_apb\_i2c to include an interrupt output for every interrupt. You can also specify the polarity of the interrupts.

These parameters are Interface Parameters because changing them may affect connectivity with other subsystem components. Therefore, you must determine these settings at the subsystem configuration level. Later in "Configure DW\_apb\_i2c" on page 28, Configuration Parameters are defined. These are component-level parameters and do not affect interfaces to other components.

For demonstration purposes, change the configuration so that the component has a individual signals for all of the interrupts. To change this setting, do the following:

- a. Right-click on the DW\_apb\_i2c component (i\_i2c) in the tree view and choose the **Edit Interface Parameters** menu item to display the i\_i2c Interface Configuration dialog.
- b. Click the check box in the "Single Interrupt output port present" field.
- c. Click OK.
- 5. You now have a rudimentary subsystem that includes the DW\_apb\_i2c component. Next *try* to complete the Add Subsystem Components activity by clicking the Apply button in the lower right corner below the schematic. Alternatively, you can just click on the next activity (Configure Components), and answer "yes" to the pop-up window.

An error message appears telling you that there is a problem because the remap/pause signal in the DW\_ahb is not connected. Notice that the DW\_ahb component is still red, indicating that there is some kind of problem. The Console pane at the bottom of the GUI gives you additional information about the error, as illustrated in the following figure.

Dialog (Report )Help	
Information: Merifying Subsystem: completed (100%) (CMDS_222)	
Error: Errors found while verifying subsystem. (GDI-6)	ㅋ
Error: Command 'sAct::postApplyCurrentActivity {set_current_component "" -quiet}'	
failed with the following reason:	
Errors found while verifying subsystem.	
Could not run Ok command for activity 'AddSubsystemComponents'.	
The error_info stack is suppressed. (TCLSH-16)	
Log History Errors/Warnings	

#### Cor Note

If you want to obtain more information about a particular error, you can issue the following command in the Command Line below the Console pane:

%	man	error	number
---	-----	-------	--------

6. Because you do not need the remap/pause feature in this subsystem, set that interface as "unused." OK the error message and right-click on the i\_ahb/Remap-Pause interface and choose the **Set Unused** menu item. Notice that the DW\_ahb is no longer red.

You can see in the following illustration the difference between how the tree view displays an error and how it looks when the error is resolved.



- 7. Click the Apply button again to complete the Add System Components activity.
- 8. When a message box asks you if you want to initialize the subsystem address map, click Yes.

Automatic address map creation is discussed in more detail in the next section "Configure DW\_apb\_i2c" on page 28. The coreAssembler tool creates the files described below in the export directory for this activity.

New Contents of Export Directory after Add Subsystem Components		
Directory or File	Description	
batch.tcl	<ul> <li>Batch script for recreating completed activities associated with subsystem assembly. This file gets updated after the following activities are completed:</li> <li>Add Subsystem Components</li> <li>Complete Connections</li> <li>Simulate Subsystem</li> <li>Create Gate-Level Netlist</li> </ul>	
index.html	HTML file containing descriptions of files created in export directory after the Add Subsystem Components step.	
README	Text file containing descriptions of files created in the export directory after the Add Subsystem Components step.	



#### Attention -

If you are using a newer version of coreAssembler, you are presented an IP Update Check report window, comparing your components to those in your DESIGNWARE\_HOME tree, and also the latest currently available from Synopsys (via the web). STAR updates are also listed in this report, to help you determine if you need to make an update. Viewing STARs and downloading components from Synopsys requires SolvNet authentication.

The first time you use this feature, you are prompted to enable automatic update checking, and to specify the interval between checks. You can change these preferences at any time using the **Edit > Preferences** menu item.

For more information on the IP Update Checking feature, refer to "Component Update Checking" in the *coreAssembler User Guide*.

9. coreAssembler displays a report for the subsystem, which includes a number of hyperlinks to sections further down in the page for unconnected interfaces, subsystem components, exported interface connections, component interface connections, and subsystem ports to be created. You should familiarize yourself with the information in all reports before going to any new activity.

## **Check Your Environment**

Before you begin configuring your components, it is recommended that you check your environment to ensure you have the latest tool versions installed and your environment variables set up correctly. You must have at least one DesignWare Library component instantiated in your workspace for this environment check feature to appear.

To check your environment, use the **Help > Help for component** */comp >* **Check Tool Environment...** menu path.

An HTML report is displayed in a separate dialog. This report lists the specific tools and versions installed in your environment. It also displays errors when a specific tool is not installed or if you are using an older version than required.

#### **K** Note

For more information about setting the appropriate environment variables for your simulator, refer to "Setting up Your Environment" in the *DesignWare AMBA Synthesizable Components Installation Guide*.

You will also see an error if your \$DESIGNWARE\_HOME environment variable has not been set up correctly. When you are finished, click OK.

## Configure DW\_apb\_i2c

This section steps you through the tasks that configure the component-level parameters (configuration parameters) for DW\_apb\_i2c in coreAssembler. For this exercise, you will not configure any of the components in this example subsystem, but instead leave them with their default parameter values.

If you need help with any field in the Activity List pane, right-click on the field name and then left-click on the What's This box to get specific information for that item. Additionally, you can click on the Help tab (lower-left corner of the Activity View pane) for each activity to activate the coreAssembler online help.

- 1. **Configure Components** The Configure Components activity is where you specify the basic configuration of the DW\_apb\_i2c; click on that item in the Activity List.
- 2. Click the DW\_apb\_i2c item (also called i\_i2c) to display the Top Level Parameters window. Notice that several parameters are greyed out, such as APB data bus width.

Some of these parameters are interface parameters—parameters that may affect component interfaces. Interface parameters are always defined during the Add Subsystem Components activity. In the previous exercise, you changed the interrupt pinout configuration to a single combined interrupt.

If you were to decide at this point to change any of the interface parameters, you would simply click on the Add Subsystem Components activity, again click on the i\_i2c component in either the schematic or tree views, and then change and apply the new interface parameter values.

- 3. Because you clicked "Yes" when the dialog asked if you wanted to initialize the subsystem address map at the completion of the Add Subsystems Components activity, look at the results.
  - a. Click on the DW\_apb (i\_apb) item, and then click on the "Address Map" item.
  - b. Notice that the APB start address is 0x00000000 and that the end address is 0x000043ff, which is the same as the start and end addresses of the DW\_apb\_i2c, listed as Slave 0. If you had connected one or more APB slaves to the DW\_apb component, then the start and end address of the DW\_apb would have reflected the start address of Slave 0 and the end address of the last slave. Similarly, you can view the automatically generated address map in the DW\_abb component.

All DW\_apb\_i2c parameters are explained in detail in "Parameters" on page 75.

4. Click the Apply button to the default configuration parameters. coreAssembler creates no files in the export directory for this activity.

When the configuration setup is complete, the Report tab is displayed, which gives you a list of configuration reports for all the components in the subsystem. At minimum, click on the link to the configuration report for DW\_apb\_i2c. Look at any source files to which you have access (in encrypted format if you have a DesignWare license, and unencrypted if you have a source license) and look at all the parameters that have been set for this particular configuration.

## **Complete Signal Connections**

You can use the Complete Connections activity to connect any pins that were not automatically connected as part of an interface. Unconnected input pins can be connected to unconnected output pins, tied off to a constant value, or exported from the subsystem (that is, connected to an automatically created input port of the subsystem). Unconnected output pins can be connected to an existing input pin, explicitly marked as unconnected (open), or exported from the subsystem.

In this exercise, you will leave everything in its default situation. If you want to learn more about completing signal connections, refer to the "Complete Connections" section in the *coreAssembler User Guide*, which you can access through the **Help > coreAssembler Tool Help > User's Guide** menu item. For now, do the following:

- 1. Complete Connections Click on Complete Connections in the Activity List.
- 2. Examine the Manual Connect and Manual Disconnect tabs; leave the defaults and Apply the dialog.

Notice that there are hyperlinks to information regarding automatic connections (in a separate HTML file) and sections further down in the file for other connections and unconnected subsystem ports and component pins. coreAssembler adds no new files to the export directory for this activity but only updates the batch.tcl file.

New Contents of Export Directory after Complete Connections	
Directory or File	Description
batch.tcl	Updated to include all activities completed to this point. You can use this script to recreate the entire workspace up to this point in the Activity List.

## Generate Subsystem RTL

You can create top-level code for the subsystem in either VHDL or Verilog using the Generate Subsystem RTL task in the Activity List. In the dialog that appears in the Activity View pane, you choose the output language.

- 1. Generate Subsystem RTL Click on Generate Subsystem RTL in the Activity List.
- 2. If you are using a Verilog simulator (such as VCS), choose the default Verilog language and Apply the activity.
- 3. If you are using a VHDL simulator, click the button for VHDL as the output language and then choose between std\_logic or std\_ulogic. You can also choose whether to include testbench probe signals.
- 4. You can optionally insert comment text into the comment field that will be inserted into the header of each subsystem-level RTL file.

**K** Note

This dialog only selects the HDL language for the top-level RTL for the subsystem. For all DesignWare Synthesizable Components for AMBA 2, the component RTL is written in Verilog.

5. Click Apply. Regardless of whether you use a Verilog or VHDL simulator, coreAssembler creates both Verilog and VHDL files in *workspace*/src and *workspace*/export directories. If you choose a Verilog simulator, the VHDL files will default to std\_logic. coreAssembler creates the following files in the export directory for this activity.

New Contents of Export Directory after Generate Subsystem RTL		
Directory or File	Description	
batch.tcl	No updates.	
workspace.lst	List of source files in proper analysis order for entire subsystem.	
workspace_comp.vhd	VHDL component declaration for subsystem.	
workspace_inst.v	Verilog Testbench template; example subsystem instantiation.	
workspace_inst.vhd	VHDL Testbench template; example subsystem instantiation.	
workspace_params.h	C subsystem configuration information.	
workspace_params.v	Verilog subsystem configuration information.	
workspace_params.vhd	VHDL subsystem configuration information.	

6. Familiarize yourself with the generated RTL files.

## **Create Gate-Level Netlist**

To run synthesis on the subsystem and create a gate-level netlist, step through the following tasks in the coreAssembler GUI. You need to click the check box next to each activity in order to access the specific activity dialog. At any time, you can click on the Help tab for each activity to display more information.

- 1. Look at the tool installation root directories in the Tool Installation Roots dialog, which is accessed from the toolbar menu through **Edit > Tool Installation Roots**, or by using the Tools button on the toolbar. You can type values directly in the data fields, or use the buttons to locate the correct directories. The tool choices are:
  - Design Compiler (dc\_shell) Specifies the location for the root directory of the Design Compiler installation, if different from the default location.
  - Physical Compiler (psyn\_shell) Enables the Physical Compiler if you plan to use an incremental physical synthesis strategy or if you plan to do RTL to place gates.
  - Primetime (pt\_shell) Enables Primetime if you plan to implement budgeting or generate timing models.
  - Formality (fm\_shell) Enables Formality if you plan to formally verify the synthesized gate-level implementation of the core.
  - DC FPGA (fpga\_shell) Enables Design Compiler FPGA if your synthesis targets high-end FPGA devices.
  - Tetramax (tmax) Specifies the path to the Tetramax utility that is used with ATPG.

- VCS (vcs) Specifies the path to the VCS simulator.
- VCSI (vcsi) Specifies the path to the VCSI simulator.
- Vera (vera) Specifies the path to the Vera used for VIP simulation.
- MTI ModelSim (vsim) Specifies the location of the ModelSim simulator
- NC Verilog/VHDL (ncsim) Specifies the location of the NC Verilog/VHDL simulator.

At a minimum for this exercise, dc\_shell must have defined installation directories, and in order to complete the optional formal verification in this chapter, you will also need fm\_shell. You can also specify simulator paths during setup for the verification activities.

Select the "64 Bit?" checkbox if the 64-bit version of the tool is needed (and available).

Cancel the "Set tool installation roots" to examine the following activities.

 Specify Target Technology – coreAssembler analyzes the target technology library and uses it to generate a synthesis strategy that is optimized for your technology library. A separate specification exists for Logical (dc\_shell) and Physical (psyn\_shell) libraries by choosing the appropriate tab. For the Logical Library paths, a target and a link library path must be specified for dc\_shell; otherwise, errors occur in coreAssembler.

This screen provides fields for you to enter the search path for the specific compiler, as well as target and link library paths. If necessary, specify the search path for the tool you specified in the previous screen. Also, specify the path to the target and link libraries. Click Apply and familiarize yourself with the resultant report, which gives you the technology information.

- **3. Initialize Subsystem Constraints** In this activity, you can review and modify any existing subsystem-level clocks and then initialize subsystem constraints from component constraints. Click Apply and familiarize yourself with the resultant report.
- 4. **Specify Clock(s)** In the Specify Clock(s) activity, look at the attributes associated with each of the real and virtual clocks in your design. Click Apply and familiarize yourself with the resultant report, which gives you clock information.
- 5. **Specify Operating Conditions and Wire Loads** In the Specify Operating Conditions and Wire Loads activity, look at the attributes relating to the chip environment. If you do not see a value beside OperatingConditionsWorst, select an appropriate value from the drop-down list; if there is no value for this attribute, you will get an error message. Click Apply and look at the report, which gives the operating conditions and wireload information.
- 6. **Specify Port Constraints** In the Specify Port Constraints activity, look at the attributes associated with input delay, drive strength, DRC constraints, output delay, and load specifications. Click Apply and look at the report, which gives the port constraint checks.
- 7. **Specify Synthesis Methodology** In the Specify Synthesis Methodology activity, look at the synthesis strategy attributes. Note that these attributes are typically set by the core developer and are not required to be modified by the core integrator. If you want to add your own commands during a synthesis, you use the Advanced tab in order to provide path names to your auxiliary scripts. Also, click on the Physical Synthesis tab to familiarize yourself with those options. Click Apply and look at the report, which gives design information. For more information on adding auxiliary scripts, refer to "Advanced Synthesis Methodology Attributes" in the *coreAssembler User Guide*.

- 8. **Specify Test Methodology** In the Specify Test Methodology activity, look at the scan test attributes. Also click on the other tabs to familiarize yourself with auto-fix attributes, SoC test wrapper attributes, test wrapper integration attributes, BIST attributes, and BIST testpoint insertion attributes. This activity only defines the test methodology. Design for Test insertion is enabled or disabled in the Synthesis activity, explained next. Click Apply and look at the report, which gives design-for-test information.
- 9. Synthesize Choose the Synthesize activity. Do the following:
  - a. Choose the Strategy tab.
  - b. Click the Options button beside DCTCL\_opto\_strategy and look through the strategy parameters. For example, you can use the Gate Clocks During Elaboration check box in the Clock Gating tab in order to add parameters that enable and control the use of Power Compiler clock gating. Click OK when you are done. For more information on clock gating and other parameters for synthesis strategies, refer to "DC(TCL)\_opto\_strategy" in the *coreAssembler User Guide*.

For FPGA synthesis, click the Options button and then select the FPGA Synthesis tab. It is here where you specify the location of your FPGA device and speed grade, synthetic libraries other than DesignWare Foundation libraries, implementation of DC-FPGA operators, and so on. For more information about running synthesis for an FPGA device, refer to the *coreAssembler User Guide*.

For Design for Test, click the Options button and then select the Design for Test tab. Here you can specify whether to add the -scan option to the initial compile call (Test Read Compile) and/or insert design for test circuitry (Insert Dft). For more information about include DFT in your synthesis run, refer to the *coreAssembler User Guide*.

Field Name	Description		
	Execution Options		
Generate Scripts only?	<ul> <li>Values: Enable or Disable</li> <li>Default Value: Disable</li> <li>Description: Writes the run.scr script, but it is not run when you click Apply. To run the script, go to the <i>workspace</i>/syn directory and run the script (run.scr) from the Unix command line.</li> </ul>		
Run Style	<ul> <li>Values: local, lsf, grd, or remote</li> <li>Default Value: local</li> <li>Description: Describes how to run the command: locally on the current machine, through LSF, through GRD, or through the remote shell command. Jobs can be executed on different machines, but must be run on the same operating system as the current operating system.</li> </ul>		
Run Style Options	Values: user-defined Default Value: none Description: Additional options for the run style options except local. For remote, specify the hostname. For LSF and GRD, specify bsub or qsub commands.		

c. Choose the Options tab at the top of the configuration screen. Look at the values for the parameters listed below.

Field Name	Description
Parallel job CPU limit	<ul><li>Values: user-defined; minimum value is 1</li><li>Default Value: 1</li><li>Description: Specifies number of parallel compile jobs that can be run.</li></ul>
Send e-mail	Values: current user's name Description: E-mail is sent when the command script completes or is terminated.
Skip reading \$HOME/.synopsys_dc.setup	Values: Enable or Disable Default Value: Disable Description: Forces tools not to read .synopsys_dc.setup file from \$HOME.

- d. If it is not already set, choose the "local" Run Style option and keep the other default settings.
- e. Look through the Licenses and Reports tabs, and ensure that you have all the licenses that are required to run this synthesis session.
- f. Click Apply in the Synthesize Activity pane to start synthesis from coreAssembler. The current status of the synthesis run is displayed in the main window. Click the Reload Page button if you want to update the status in this screen.
- 10. **Generate Test Vectors** This option allows you to generate ATPG test vectors with TetraMax after you have used insert DFT during the Synthesis activity. For more information about this, refer to "Generating Test Vectors" in the *coreAssembler User Guide*.

#### **Checking Synthesis Status and Results**

To check synthesis status and results, click the Report tab for the synthesis options; coreAssembler displays a dialog that indicates:

- Your selected Run Style (local, lsf, grd, or remote)
- The full path to the HTML file that contains your synthesis results
- The name of the host on which the synthesis is running
- The process ID (Job Id) of the synthesis
- The status of the synthesis job (running or done)

The Results dialog also enables you to kill the synthesis (Kill Job) and to refresh the status display in the Results dialog (Refresh Status). The Results information includes:

- Summary of log files
- Synthesis stages that completed
- Summary of stage results

This information indicates whether the synthesis executed successfully, and lists the transactions that occurred during the scenario(s). Thorough analysis of the scenario execution requires detailed analysis of all synthesis log files and inspection of report summaries. For more information about coreAssembler synthesis and synthesis stages, see the *coreAssembler User Guide*.

#### **Synthesis Output Files**

All the synthesis results and log files are created under the syn directory in your workspace. Two of the files in the *workspace*/syn directory are:

- run.scr Top-level synthesis script for the subsystem
- run.log Synthesis log file

Your final netlist and report directories depend on the QoR effort that you chose for your synthesis (default is medium):

- low initial
- medium incr1
- high incr2

For more information about deliverables that are generated after synthesis is performed, refer to "Database Description" on page 183.

#### **Running Synthesis from Command Line**

To run synthesis from the command line prompt for the files generated by coreAssembler, enter the following command:

% run.scr

This script resides in your workspace/syn directory.

## **Create Component GTECH Simulation Model**

DesignWare AMBA Synthesizable IP components are delivered in either:

- encrypted format (when using a DesignWare licensem which is provided with the DesignWare Library product) or
- RTL source format (when using a DesignWare AMBA Synthesizable IP source license).



The Synopsys VCS simulator reads the encrypted files directly and does not require a GTECH conversion. All other supported simulators require a GTECH simulation model. You need DesignWare and Design Compiler licenses to complete the GTECH generation process. If you are a source license customer, then you do not have to generate a GTECH simulation model, even if you are using a non-VCS simulator.

Also, it is not possible to perform a GTECH simulation with DC FPGA.

1. Create Component GTECH Simulation Model – To create a GTECH simulation model for the DW\_apb\_i2c component, click on the Generate GTECH Model (for i\_i2c) activity.

2. Look at the values for the parameters listed below.

Field Name	Description		
	Execution Options		
Generate Scripts only?	Values: Enable or Disable Default Value: Disable Description: Writes scripts that run the generation of the GTECH simulation model, but they are not run when you click Apply. To run these scripts, go to the <i>workspace</i> /components/DW_apb_i2c <i>instance</i> /gtech directory and run the run.scr script from the Unix command line.		
Run Style	Values: local, lsf, grd, or remote Default Value: local Description: Describes how to run the command: locallyon the curent machine, through lsf, through grd, or through the remote shell command. Jobs can be executed on different machines, but must be run on the same operating system as the current operating system.		
Run Style Options	Values: user-defined Default Value: none Description: Additional options for run style options other than local. For remote, specify the hostname. For lsf and grd, specify bsub or qsub command options.		
Send e-mail	Values: current user's name Description: E-mail is sent when the command script completes or is terminated.		
Synthesis Control			
Ungroup Netlist after Compile	Values: Enable or Disable Default Value: Disable Description: Ungroups the design to provide a non-hierarchical netlist.		



*For GTECH Simulations Only.* Due to the configurable nature of the component, some ports in the testbench may not be needed for your chosen configuration. Warnings about undriven nets may appear. These warnings are to be expected, and you can ignore them. The verification result files show if the verification ran successfully.

3. Click Apply. coreAssembler invokes Design Compiler to perform a low-effort compile (quickmap) of your custom configuration using the Synopsys technology-independent GTECH library. After this activity has completed, an e-mail similar to the following is sent to the specified user name (if you enabled that option):

Activity:	GenerateGtechModel
Workspace:	workspace_path
Design:	design_name
Started:	Wed Jul 24 16:19:48 BST 2002
Finished:	Wed Jul 24 16:21:42 BST 2002
Status:	Completed
Results:	workspace_path/components/i_i2c/gtech/gtech.log

Your simulation model is contained in the DW\_apb\_i2c.v output file that is written to *workspace*/components/i\_i2c/gtech/qmap/db.

## **Verify Component**

The Verify Component activity in coreAssembler allows you to perform verification for an individual component. For this exercise, you are just going to perform verification for the DW\_apb\_i2c; however, you typically would also perform verification for other components in your subsystem.

To verify DW\_apb\_i2c, use coreAssembler to complete the following steps:

- 1. To run verification for the DW\_apb\_i2c component, click Specify and Run Simulations (for i\_i2c) in the Verify Component activity.
- 2. Choose the View list choice.

In the View Selection area of the View pane, look at the choice of views of the design you can simulate from the drop-down list:

- RTL requires a source license or Synopsys VCS
- GTECH requires that you have completed the Generate GTECH Model activity (refer to page 34) only if you are using a non-VCS simulator and do not have a source license.

Field Name	Description
View Selection	Values: user-defined
	Default Value: RTL
	<b>Description</b> : Determines which design view to simulate: RTL or GTECH.

- 3. In the VIP pane, click on the VMT and AMBA versions to see the available versions; leave these in the default "latest" mode.
- 4. Specify the various options for the Simulator.
  - a. In the Select Simulator area, click on the Simulator list item to view available simulators (VCS is the default).
  - b. Specify an appropriate Verilog simulator from the drop-down menu.
  - c. For installation instructions and information about required tools and versions, refer to "Setting up Your Environment" in the *DesignWare AMBA Synthesizable Components Installation Guide*. For general information about the contents of the release, refer to the *DesignWare DW\_apb\_i2c Release Notes*.
d. In the Simulator Setup area of the Simulator pane, look at the parameters for the simulator setup, as detailed in the following table.

Field Name	Description				
Root Directory of Cadence Installation	The path to the top of the directory tree where the Cadence NC-Verilog executable is found; coreConsultant automatically detects this path. The NC-Verilog executables reside in the ./bin subdirectory.				
MTI Include Path	The path to the include directory contained within your MTI simulator installation area. A valid directory includes the veriuser.h file.				
Vera Install Area (\$VERA_HOME)	Path to your Vera installation. This parameter defaults to the value of your VERA_HOME environment variable. Changes to this value are propagated as \$VERA_HOME in any simulation run.				
Vera .vro file cache directory	Cache directory used by Vera to store .vro files, which are generated when building the testbench. Encrypted Vera source is compiled and stored in the cache.				
DW Foundation install area (\$SYNOPSYS)	Path to your \$SYNOPSYS/dw installation. This parameter defaults to the value of your SYNOPSYS environment variable. Any change to this value must be made from the Tool Installation Areas coreConsultant dialog box.				
C Compiler for (Vera PLI)	Values: gcc or cc				
	Default Value: gcc				
	<b>Description</b> : Invokes the specific C compiler to create a Vera PLI for your chosen non-VCS simulator. Choose cc if you have the platform-native ANSI C compiler installed. Choose gcc if you have the GNU C compiler installed.				

e. In the Waves Setup area of the Simulator pane, look at the parameters for the waves setup, as detailed below.

For the Generate Waves File setting, enable the check box so that the simulation creates a dump file that you can use later for debugging the simulation, if you want to do so.

Field Name	Description			
Generate waves file	Values: Enable or Disabled			
	Default Value: Disabled			
	<b>Description</b> : Indicates whether a wave file should be created for debugging with a wave file browser after simulation ends. Uses VPD file format for VCS, and VCD format for the other supported simulators.			
Depth of waves to be recorded	<b>Description</b> : Enter the depth of the signal hierarchy for which to record waves in the dump file. A depth of 0 indicates all signals in the hierarchy are included in the wave file.			

5. Choose the Execution Options list choice to set the following options:

Field Name	Description				
Do Not Launch	Values: Enable or Disable				
Simulation	Default Value: Disable				
	<b>Description</b> : Determines whether to execute the simulation or just generate the simulation run script. If checked, coreConsultant generates, but does not execute, the simulation run script. You can execute the script at a later time by directly invoking the run script ( <i>workspace</i> /sim/run.scr) from the UNIX command line or by repeating the Verification activity with the Do Not Launch Simulation option unselected.				
Run Style	Values: local, lsf, grd, or remote				
	Default Value: local				
	<b>Description</b> : Describes how to run the command: locally, through lsf, through grd, or through the remote shell.				
Run Style Options	Values: user-defined				
	Default Value: none				
	<b>Description</b> : Additional options for run style other than local. For remote, specify the hostname. For lsf and grd, specify bsub or qsub commands.				
Send e-mail	Values: current user's name				
	<b>Description</b> : E-mail is sent to the specified user when the command script completes or is terminated.				

6. Select Testbench and look at the options described below:

Field Name	Description					
Let each Test decide	Values: Enable or Disable					
default filmeout Period	Default Value: Enable					
	<b>Description</b> : Allows the test to default the timeout period value.					
	Note: It it highly recommended that you leave this option enabled if you want the simulation to complete normally.					
Number of clocks before	Minimum Value: 1					
simulation timeout	Default Value: 999999					
	<b>Dependencies:</b> This setting is activated when the "Let each Test decide default Timeout Period" is unchecked.					
	<b>Description</b> : Enabled if default timeout period is disabled. Enter the number of clock periods of simulation that, if passed, causes the simulation to fail. This is used to avoid runaway simulations or to debug truncated simulation runs. Note: If you experience a timeout during the simulation for your specific configuration, you may need to increase this value.					
APB Clock Ratio	Values: 1-8 (currently only 1 is allowed)					
	Default Value: 1					
	<b>Description</b> : Specifies the ratio of the APB clock (also known as pclk or the system clock).					
Run test_i2c	Values: Enable or Disable					
	Default Value: Enable					
	<b>Description</b> : Tests functionalities of DW_apb_i2c.					

7. Click Apply to run the simulation.

When you click Apply, coreAssembler performs the following actions:

- Sets up the DW\_apb\_i2c verification environment to match your selected DW\_apb\_i2c configuration.
- Generates the simulation run script (run.scr) and writes it to your *workspace*/components/i\_i2c/sim directory.
- Invokes the simulation run script, unless you enabled the Do Not Launch Simulation option.

The simulation run script, in turn, performs the following actions:

- Links the generated command files, and recompiles the testbench.
- $\circ$  Invokes your simulator to simulate the specified scenarios.
- Writes the simulation output files to your *workspace*/components/i\_i2c/sim/test\_\* directory.
- If an e-mail address is specified, sends the simulation completion information to that e-mail address when the simulation is complete.

For an overview of the related tests, refer to Chapter 8, "Verification" on page 157.

# **Checking Simulation Status and Results**

To check simulation status and results, click the Report tab for either the GTECH models or for the simulation options; coreAssembler displays a dialog that indicates:

- Your selected Run Style (local, lsf, grd, or remote)
- The full path to the HTML file that contains your simulation results
- The name of the host on which the simulation is running
- The process ID (Job Id) of the simulation
- The status of the simulation job (running or done)

If you selected the "LSF/GRD" option for the Run Style, then the status of the simulation jobs (running or complete) is incorrect. Once all the simulation jobs are submitted to the LSF/GRD queue, the status would indicate "complete." You should use "bjobs/qstatus" to see whether all the jobs are completed.

The Results dialog also enables you to kill the simulation (Kill Job) and to refresh the status display in the Results dialog (Refresh Status). The Results information includes:

- Vera compile execution messages
- Simulation execution messages
- DW\_apb\_i2c bus transactions

This information indicates whether the simulation executed successfully, and lists the DW\_apb\_i2c transactions that occurred during the scenario(s).

Thorough analysis of the scenario execution requires detailed analysis of all simulation output files and inspection of simulation waveforms with a waveform viewer.

# **Applying Default Verification Attributes**

To reset all DW\_apb\_i2c verification attributes to their default values, use the Default button in the Setup and Run Simulation activity under the Verification tab.

To examine default attribute values without resetting the attribute values in your current workspace, create a new workspace; the new workspace has all the default attribute values. Alternatively, use the Default button to reset the values, and then close your current workspace without saving it.

# Verify the Subsystem

To verify the subsystem, use coreAssembler to complete the following activities.

# **Formal Verification**

You can run formal verification scripts using Synopsys Formality (fm\_shell) to check two designs for functional equivalence. You can check the gate-level design from a selected phase of a previously executed synthesis strategy against either the RTL version of the design or the gate-level design from another stage of synthesis.

To run formal verification scripts:

• Choose Formal Verification under the Verify Component category and then click Apply.

# **Create Testbench**

The Create Testbench activity allows you to create a separate verification workspace where you simulate your subsystem. When you use DesignWare Library components, many of the steps can be completed automatically. These steps include:

- Generate Subsystem RTL for the design subsystem
- Save and close the design subsystem workspace
- Open a new Testbench workspace
- Instantiate the DUT (from the subsystem design workspace)
- Instantiate Verification IP models for exported master and slave interfaces
- Attach Verification IP to device communication ports (GPIO, SSI, UART)
- Instantiate Verification monitors (optional) for each type of bus (AXI, AHB, APB) used

Prior to performing a simulation run, you can:

- Add or remove components in the testbench
- Add a clock tree and specify testbench clocking
- Change configuration information for the VIP components (not for the DUT)
- Make monitor connections (probes) to lower levels of hierarchy inside the DUT

To create the testbench:

1. Click on the "Create Testbench" activity in the Subsystem Activity list.

A dialog gives you configuration options for how to set up the testbench workspace:

Testbench Workspace Name	
Testbench Workspace Directory	<u> </u>
Automatically Instantiate DesignWare VIP	
Automatically Instantiate $\ensuremath{DesignWare}\xspace$ VIP Monitors	
Close DUT Workspace	
\Dialog & Report & Help /	Apply

These options include:

#### Table 6: Create Testbench Options

Option text string	Туре	Comment
Testbench Workspace Name	string	Default: tb_ <dut_wksp_name></dut_wksp_name>
Testbench Workspace Directory	string	Default: current working dir
Automatically Instantiate DesignWare VIP	boolean	Default: TRUE (checked)
Automatically Instantiate DesignWare VIP Monitors	boolean	Default: FALSE (unchecked)
Close DUT workspace	boolean	Default: TRUE (checked)

2. Apply this activity using the defaults shown. The following automatically generated steps occur.

- o Generates Subsystem RTL for the design subsystem DUT
- Saves and closes the design subsystem workspace
- Open a new Testbench workspace
- Instantiate the DUT (from the subsystem design workspace)
- Instantiates Verification IP models and connects to exported master and slave interfaces

When this activity completes, you should see the schematic view of your testbench in the new "testbench" workspace, and the Add Testbench Components activity is highlighted.

3. A new menu item "Testbench" is now available after the "Help" menu. Choose the Add Monitors item from this menu.

coreAssembler creates a hierarchical block with the appropriate Monitor VIP components connected to the top-level interfaces and clocks.

4. Double click on the Hierarchical cell containing the Monitor(s). Note the connections that are made from the monitor(s) to the top level.

Note: Monitors add overhead to any simulation. If they are not necessary, you will achieve higher simulation performance without them.

5. Choose **Schematic Menu > Exit Cell** to return to the top-level schematic.

6. Click on the Simulate Subsystem activity in order to auto-complete configuring and generating testbench HDL. Click "Yes" to auto-completing the remaining activities.

If you wanted to make configuration changes to the Verification components, you could step through each of these activities individually. By using the auto-complete feature, coreAssembler places default values for these activities, and proceeds to the selected activity.

When Simulate Subsystem is the current activity, the Simulate Subsystem dialog is presented with three tab options:

7. Choose the Testbench Definition tab to determine which slaves you want to be tested by which master.

If there were multiple masters, you choose the master that will test each slave or component. You can also choose "Do Not Test" component entry to bypass testing of a component.

8. In the Execution Options tab, you can specify the following settings.

Field Name	Description				
	Execution Options				
Generate Scripts only?	<ul> <li>Values: Enable or Disable</li> <li>Default Value: Disable</li> <li>Description: Writes scripts that run the simulation, but they are not run when you click Apply. To run these scripts, go to the <i>testbench</i> workspace/sim/testbench/all directory of the testbench workspace and run the run.scr script from the Unix command line.</li> </ul>				
Run Style	Values: local, lsf, grd, or remote Default Value: local Description: Describes how to run the command: locally on the current machine, through lsf, through grd, or through the remote shell command. Jobs can be executed on different machines, but must be run on the same operating system as the current operating system.				
Run Style Options	Values: user-defined Default Value: none Description: Additional options for run style options other than local. For remote, specify the hostname. For lsf and grd, specify bsub or qsub command options.				
Send e-mail To:	<ul><li>Values: enable or disable</li><li>Values: current user's e-mail address</li><li>Description: E-mail is sent when the command script completes or is terminated.</li></ul>				

9. Click the Simulator Setup tab and look at the parameters for the simulator setup, as detailed in the following table.

Field Name	Description					
Simulator	Values: VCS, MTI_Verilog, NC_Verilog					
	Default Value: VCS					
	<b>Description</b> : Choice of simulator to invoke for the testbench.					
MTI Include Path	The path to the include directory contained within your ModelSim simulator installation area. A valid directory includes the veriuser.h file.					
Root Directory of Cadence Installation	The path to the top of the directory tree where the Cadence NC-Verilog executable is found; coreAssembler automatically detects this path. The NC-Verilog executables reside in the ./bin subdirectory.					
Generate 'waves' file	Values: Enable or Disable					
	Default Value: Enabled					
	<b>Description</b> : Indicates whether a wave file should be created for debugging with a wave file browser after simulation ends. Uses VPD file format for VCS, and VCD format for the other supported simulators.					
C Compiler for (Vera PLI)	) Values: gcc or cc					
	Default Value: gcc					
	<b>Description</b> : Invokes the specific C compiler to create a Vera PLI for your chosen non-VCS simulator. Choose cc if you have the platform-native ANSI C compiler installed. Choose gcc if you have the GNU C compiler installed.					

10. Click Apply to run the subsystem simulation.

# **Checking Subsystem Verification Status and Results**

To check subsystem simulation status and results, click the Report tab. As for the component simulation, coreAssembler displays a dialog that indicates:

- Your selected Run Style (local, lsf, grd, or remote)
- The full path to the HTML file that contains your simulation results
- The name of the host on which the simulation is running
- The process ID (Job Id) of the simulation
- The status of the simulation job (running or done)

The Results information includes:

- How many tests passed out of selected tests
- Link to testbench
- Waveforms
- Coverage results
- Testbench topology
- coreAssembler design rules
- Log data
- Slave test status

# **Create a Batch Script**

It is recommended that you create a batch file that contains information about the workspace, parameters, attributes, and so on.

- 1. To do this, choose the **File > Write Batch Script** menu item and enter a location (other than your working directory or where your workspace resides) and name for the file. Use the browse button to navigate to the directory where you want this file to reside.
- 2. Then look at the contents to familiarize yourself with the information that you can get from this file. You can use the batch script to reproduce the workspace.

了 Note -

When you use this file, it deletes your workspace before it recreates it. So all files will become deleted. Make sure to save any files you want to keep to a different location.

To use this batch script to recreate your subsystem, perform the following:

- 1. Make sure to run the batch.tcl script from a directory other than where your workspace resides.
- 2. In the Console at the bottom of the coreAssembler GUI screen, enter the following:

% source batch.tcl

Or restart coreAssembler, specifying the batch script on the Unix command line, like this:

```
% coreAssembler -f batch.tcl
```

# **Export the Subsystem**

You can export your subsystem for reuse by third parties by building a subsystem coreKit, or you can create a subsystem template that exports your subsystem as a reconfigurable "box." You need a separate coreBuilder license for both of these activities. However, the scope of this tutorial does not include exporting a coreKit. If you are interested in learning more about this, refer to the *coreAssembler User Guide*.

# **3** Functional Description

This chapter describes the functional behavior of DW\_apb\_i2c in more detail. The topics included in this chapter are:

- "Overview"
- "I2C Terminology" on page 47
- "I2C Protocols" on page 50
- "Multiple Master Arbitration" on page 54
- "Clock Synchronization" on page 55
- "Operation Modes" on page 56
- "IC\_CLK Frequency Configuration" on page 63
- "DMA Controller Interface" on page 65
- "APB Interface" on page 74

# Overview

The I<sup>2</sup>C bus is a two-wire serial interface, consisting of a serial data line (SDA) and a serial clock (SCL). These wires carry information between the devices connected to the bus. Each device is recognized by a unique address and can operate as either a "transmitter" or "receiver," depending on the function of the device. Devices can also be considered as masters or slaves when performing data transfers. A master is a device that initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

# Kote Solar

The DW\_apb\_i2c must only be programmed to operate in either master OR slave mode only. Operating as a master and slave simultaneously is not supported.

The DW\_apb\_i2c module can operate in standard mode (with data rates up to 100 Kb/s), fast mode (with data rates up to 400 Kb/s), and high-speed mode (with data rates up to 3.4 Mb/s). The DW\_apb\_i2c can communicate with devices only of these modes as long as they are attached to the bus. Additionally, high-speed mode and fast mode devices are downward compatible. For instance, high-speed mode devices can communicate with fast mode and standard mode devices in a mixed-speed bus system; fast mode devices can communicate with standard mode devices in 0 to 100 Kb/s I<sup>2</sup>C bus system. However, standard mode devices are not upward compatible and should not be incorporated in a fast-mode I<sup>2</sup>C bus system as they cannot follow the higher transfer rate and unpredictable states would occur.

An example of high-speed mode devices are LCD displays, high-bit count ADCs, and high capacity EEPROMs. These devices typically need to transfer large amounts of data. Most maintenance and control applications, the common use for the I<sup>2</sup>C bus, typically operate at 100 kHz (in standard and fast modes).

Any DW\_apb\_i2c device can be attached to an I<sup>2</sup>C-bus and every device can talk with any master, passing information back and forth. There needs to be at least one master (such as a microcontroller or DSP) on the bus but there can be multiple masters, which require them to arbitrate for ownership. Multiple masters and arbitration are explained later in this chapter.

# 🔊 Note

In an I<sup>2</sup>C environment with multiple masters, make sure the DW\_apb\_i2c is programmed to operate only as a Slave.

The DW\_apb\_i2c is made up of an AMBA APB slave interface, an I<sup>2</sup>C interface, and FIFO logic to maintain coherency between the two interfaces. A simplified block diagram of the component is illustrated in Figure 5.



# Figure 5: DW\_apb\_i2c Block Diagram

The following define the file names and functions of the blocks in Figure 5:

- AMBA Bus Interface Unit—DW\_apb\_i2c\_biu.v—Takes the APB interface signals and translates them into a common generic interface that allows the register file to be bus protocol-agnostic.
- Register File—DW\_apb\_i2c\_regfile—Contains configuration registers and is the interface with software.
- Slave State Machine—DW\_apb\_i2c\_slvfsm—Follows the protocol for a slave and monitors bus for address match.

- Master State Machine—DW\_apb\_i2c\_mstfsm—Generates the I<sup>2</sup>C protocol for the master transfers.
- Clock Generator—DW\_apb\_i2c\_clk\_gen.v—Calculates the required timing to do the following:
  - 0 Generate the SCL clock when configured as a master
  - Check for bus idle
  - Generate a START and a STOP
  - Setup the data and hold the data
- Rx Shift—DW\_apb\_i2c\_rx\_shift—Takes data into the design and extracts it in byte format.
- Tx Shift—DW\_apb\_i2c\_tx\_shift—Presents data supplied by CPU for transfer on the I<sup>2</sup>C bus.
- Rx Filter—DW\_apb\_i2c\_rx\_filter—Detects the events in the bus; for example, start, stop and arbitration lost.
- Toggle—DW\_apb\_i2c\_toggle—Generates pulses on both sides and toggles to transfer signals across clock domains.
- Synchronizer—DW\_apb\_i2c\_sync—Transfers signals from one clock domain to another.
- DMA Interface—DW\_apb\_i2c\_dma—Generates the handshaking signals to the central DMA controller in order to automate the data transfer without CPU intervention.
- Interrupt Controller—DW\_apb\_i2c\_intctl—Generates the raw interrupt and interrupt flags, allowing them to be set and cleared.
- RX FIFO/TX FIFO—DW\_apb\_i2c\_fifo—Holds the RX FIFO and TX FIFO register banks and controllers, along with their status levels.

# 🎲 Note –

The ic\_clk frequency must be greater than or equal to the pclk frequency. This restriction occurs because the configuration registers are programmed on pclk, and the peripheral enable is the last bit to be programmed; it is then transferred to the other domain, which validates the other bits.

# I<sup>2</sup>C Terminology

The following terms are used throughout this manual and are defined as follows:

# I<sup>2</sup>C Bus Terms

The following terms relate to how the role of the I<sup>2</sup>C device and how it interacts with other I<sup>2</sup>C devices on the bus.

**Transmitter** – the device that sends data to the bus. A transmitter can either be a device that initiates the data transmission to the bus (a *master-transmitter*) or responds to a request from the master to send data to the bus (a *slave-transmitter*).

**Receiver** – the device that receives data from the bus. A receiver can either be a device that receives data on its own request (a *master-receiver*) or in response to a request from the master (a *slave-receiver*).

**Master** -- the component that initializes a transfer (START command), generates the clock (SCL) signal and terminates the transfer (STOP command). A master can be either a transmitter or a receiver.

Slave – the device addressed by the master. A slave can be either receiver or transmitter.

These concepts are illustrated in Figure 6 on page 48



#### Figure 6: Master/Slave and Transmitter/Receiver Relationships

**Multi-master** – the ability for more than one master to co-exist on the bus at the same time without collision or data loss.

**Arbitration** – the predefined procedure that authorizes only one master at a time to take control of the bus. For more information about this behavior, refer to "Multiple Master Arbitration" on page 54.

**Synchronization** – the predefined procedure that synchronizes the clock signals provided by two or more masters. For more information about this feature, refer to "Clock Synchronization" on page 55.

**SDA** – data signal line (Serial DAta)

**SCL** – clock signal line (Serial CLock)

# **Bus Transfer Terms**

The following terms are specific to data transfers that occur to/from the I<sup>2</sup>C bus.

**START** (**RESTART**) – data transfer begins with a START or RESTART condition. The level of the SDA data line changes from high to low, while the SCL clock line remains high. When this occurs, the bus becomes busy.

#### 🔊 Note

START and RESTART conditions are functionally identical.

**STOP** – data transfer is terminated by a STOP condition. This occurs when the level on the SDA data line passes from the low state to the high state, while the SCL clock line remains high. When the data transfer has been terminated, the bus is free or idle once again. The bus stays busy if a RESTART is generated instead of a STOP condition.

# I<sup>2</sup>C Behavior

The DW\_apb\_i2c can be controlled via software to be either:

- The sole I<sup>2</sup>C master only, communicating with other I<sup>2</sup>C slaves; OR
- An I<sup>2</sup>C slave only, communicating with one more I<sup>2</sup>C masters.

The master is responsible for generating the clock and controlling the transfer of data. The slave is responsible for either transmitting or receiving data to/from the master. The acknowledgement of data is sent by the device that is receiving data, which can be either a master or a slave. As mentioned previously, the I<sup>2</sup>C protocol also allows multiple masters to reside on the I<sup>2</sup>C bus and uses an arbitration procedure to determine bus ownership.

#### 🔊 Note

In a multi-master environment, the DW\_apb\_i2c should only be allowed to operate as a Slave only.

Each slave has a unique address that is determined by the system designer. When a master wants to communicate with a slave, the master transmits a START/RESTART condition that is then followed by the slave's address and a control bit (R/W) to determine if the master wants to transmit data or receive data from the slave. The slave then sends an acknowledge (ACK) pulse after the address.

If the master (master-transmitter) is writing to the slave (slave-receiver), the receiver gets one byte of data. This transaction continues until the master terminates the transmission with a STOP condition. If the master is reading from a slave (master-receiver), the slave transmits (slave-transmitter) a byte of data to the master, and the master then acknowledges the transaction with the ACK pulse. This transaction continues until the master terminates the transmission by not acknowledging (NACK) the transaction after the last byte is received, and then the master issues a STOP condition or addresses another slave after issuing a RESTART condition. This behavior is illustrated in Figure 7.



Figure 7: Data transfer on the I2C Bus

The DW\_apb\_i2c is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain or open-collector to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400 pF. Data is transmitted in byte packages.

The I<sup>2</sup>C protocols implemented in DW\_apb\_i2c are described in more details in the following section, "I2C Protocols" on page 50.

# I<sup>2</sup>C Protocols

The DW\_apb\_i2c has the following protocols:

- "START and STOP Conditions"
- "Addressing Slave Protocol" on page 50
- "Transmitting and Receiving Protocol" on page 52
- "START BYTE Transfer Protocol" on page 53

# **START and STOP Conditions**

When the bus is idle, both the SCL and SDA signals are pulled high through external pull-up resistors on the bus. When the master wants to start a transmission on the bus, the master issues a START condition. This is defined to be a high-to-low transition of the SDA signal while SCL is 1. When the master wants to terminate the transmission, the master issues a STOP condition. This is defined to be a low-to-high transition of the SDA line while SCL is 1. Figure 8 shows the timing of the START and STOP conditions. When data is being transmitted on the bus, the SDA line must be stable when SCL is 1.



Figure 8: START and STOP Condition

# J Note

The signal transitions for the START/STOP conditions, as depicted in Figure 8, reflect those observed at the output signals of the Master driving the I<sup>2</sup>C bus. Care should be taken when observing the SDA/SCL signals at the input signals of the Slave(s), because unequal line delays may result in an incorrect SDA/SCL timing relationship.

# Addressing Slave Protocol

There are two address formats: the 7-bit address format and the 10-bit address format.

# 7-bit Address Format

During the 7-bit address format, the first seven bits (bits 7:1) of the first byte set the slave address and the LSB bit (bit 0) is the R/W bit as shown in Figure 9. When bit 0 (R/W) is set to 0, the master writes to the slave. When bit 0 (R/W) is set to 1, the master reads from the slave.



Figure 9: 7-bit Address Format

#### **10-bit Address Format**

During 10-bit addressing, two bytes are transferred to set the 10-bit address. The transfer of the first byte contains the following bit definition. The first five bits (bits 7:3) notify the slaves that this is a 10-bit transfer followed by the next two bits (bits 2:1), which set the slaves address bits 9:8, and the LSB bit (bit 0) is the R/W bit. The second byte transferred sets bits 7:0 of the slave address. Figure 10 shows the 10-bit address format, and Table 7 on page 51 defines the special purpose and reserved first byte addresses.



Figure 10: 10-bit Address Format

Slave Address	R/W Bit	Description
0000 000	0	General Call Address. DW_apb_i2c places the data in the receive buffer and issues a General Call interrupt.
0000 000	1	START byte. For more details, refer to "START BYTE Transfer Protocol" on page 53.
0000 001	Х	CBUS address. DW_apb_i2c ignores these accesses.
0000 010	Х	Reserved.
0000 011	Х	Reserved.
0000 1XX	Х	High-speed master code (for more information, refer to "Multiple Master Arbitration" on page 54).
1111 1XX	Х	Reserved.
1111 OXX	Х	10-bit slave addressing.

Table 7: I <sup>2</sup> C Definition of Bits in First By	te
--	----



# Attention-

 $DW_apb_i2c$  does not restrict you from using these reserved addresses. However, if you use these reserved addresses, you may run into incompatibilities with other  $I^2C$  components.

# **Transmitting and Receiving Protocol**

The master can initiate data transmission and reception to/from the bus, acting as either a master-transmitter or master-receiver. A slave responds to requests from the master to either transmit data or receive data to/from the bus, acting as either a slave-transmitter or slave-receiver, respectively.

# Master-Transmitter and Slave-Receiver

All data is transmitted in byte format, with no limit on the number of bytes transferred per data transfer. After the master sends the address and R/W bit or the master transmits a byte of data to the slave, the slave-receiver must respond with the acknowledge signal (ACK). When a slave-receiver does not respond with an ACK pulse, the master aborts the transfer by issuing a STOP condition. The slave must leave the SDA line high so that the master can abort the transfer.

If the master-transmitter is transmitting data as shown in Figure 11, then the slave-receiver responds to the master-transmitter with an acknowledge pulse after every byte of data is received.



# Figure 11: Master-Transmitter Protocol

#### Master-Receiver and Slave-Transmitter

If the master is receiving data as shown in Figure 12 on page 53, then the master responds to the slave-transmitter with an acknowledge pulse after a byte of data has been received, except for the last byte. This is the way the master-receiver notifies the slave-transmitter that this is the last byte. The slave-transmitter relinquishes the SDA line after detecting the No Acknowledge (NACK) so that the master can issue a STOP condition.

When a master does not want to relinquish the bus with a STOP condition, the master can issue a RESTART condition. This is identical to a START condition except it occurs after the ACK pulse. The master can then communicate with the same slave or a different slave.



Figure 12: Master-Receiver Protocol

# **START BYTE Transfer Protocol**

The START BYTE transfer protocol is set up for systems that do not have an on-board dedicated I<sup>2</sup>C hardware module. When the DW\_apb\_i2c is addressed as a slave, it always samples the I<sup>2</sup>C bus at the highest speed supported so that it never requires a START BYTE transfer. However, when DW\_apb\_i2c is a master, it supports the generation of START BYTE transfers at the beginning of every transfer in case a slave device requires it. This protocol consists of seven zeros being transmitted followed by a 1, as illustrated in Figure 13. This allows the processor that is polling the bus to under-sample the address phase until 0 is detected. Once the microcontroller detects a 0, it switches from the under sampling rate to the correct rate of the master.



Figure 13: START BYTE Transfer

The START BYTE procedure is as follows:

- 1. Master generates a START condition.
- 2. Master transmits the START byte (0000 0001).
- 3. Master transmits the ACK clock pulse. (Present only to conform with the byte handling format used on the bus)
- 4. No slave sets the ACK signal to 0.
- 5. Master generates a RESTART (R) condition.

A hardware receiver does not respond to the START BYTE because it is a reserved address and resets after the RESTART condition is generated.

# **Multiple Master Arbitration**

# 🔊 Note -

In a multiple master I<sup>2</sup>C bus system, the DW\_apb\_i2c should not be programmed as a master device. For multiple master systems, the DW\_apb\_i2c can only be operated as a slave (set IC\_CON.MASTER\_MODE to 0 (master disabled).

The DW\_apb\_i2c bus protocol allows multiple masters to reside on the same bus. If there are two masters on the same I<sup>2</sup>C-bus, there is an arbitration procedure if both try to take control of the bus at the same time by generating a START condition at the same time. Once a master (for example, a microcontroller) has control of the bus, no other master can take control until the first master sends a STOP condition and places the bus in an idle state.

Arbitration takes place on the SDA line, while the SCL line is 1. The master, which transmits a 1 while the other master transmits 0, loses arbitration and turns off its data output stage. The master that lost arbitration can continue to generate clocks until the end of the byte transfer. If both masters are addressing the same slave device, the arbitration could go into the data phase. Figure 14 on page 54 illustrates the timing of when two masters are arbitrating on the bus.



Figure 14: Multiple Master Arbitration

For high-speed mode, the arbitration cannot go into the data phase because each master is programmed with a unique high-speed master code. This 8-bitcode is defined by the system designer and is set by writing to the High Speed Master Mode Code Address Register, IC\_HS\_MADDR. Because the codes are unique, only one master can win arbitration, which occurs by the end of the transmission of the high-speed master code.

Control of the bus is determined by address or master code and data sent by competing masters, so there is no central master nor any order of priority on the bus.

Arbitration is not allowed between the following conditions:

- A RESTART condition and a data bit
- A STOP condition and a data bit
- A RESTART condition and a STOP condition

Slaves are not involved in the arbitration process.

# **Clock Synchronization**

When two or more masters try to transfer information on the bus at the same time, they must arbitrate and synchronize the SCL clock. All masters generate their own clock to transfer messages. Data is valid only during the high period of SCL clock. Clock synchronization is performed using the wired-AND connection to the SCL signal. When the master transitions the SCL clock to 0, the master starts counting the low time of the SCL clock and transitions the SCL clock signal to 1 at the beginning of the next clock period. However, if another master is holding the SCL line to 0, then the master goes into a HIGH wait state until the SCL clock line transitions to 1.

All masters then count off their high time, and the master with the shortest high time transitions the SCL line to 0. The masters then counts out their low time and the one with the longest low time forces the other master into a HIGH wait state. Therefore, a synchronized SCL clock is generated, which is illustrated in Figure 15. Optionally, slaves may hold the SCL line low to slow down the timing on the I<sup>2</sup>C bus.



Figure 15: Multi-Master Clock Synchronization

# **Operation Modes**

This section provides information on the following topics:

- "Slave Mode Operation"
- "Master Mode Operation" on page 60
- "Disabling DW\_apb\_i2c" on page 62

#### 🔊 Note -

It is important to note that the DW\_apb\_i2c should only be set to operate as an I<sup>2</sup>C Master, or I<sup>2</sup>C Slave, but not both simultaneously. This is achieved by ensuring that bit 6 (IC\_SLAVE\_DISABLE) and 0 (IC\_MASTER\_MODE) of the IC\_CON register are never set to 0 and 1, respectively.

# **Slave Mode Operation**

This section includes the following procedures:

- "Initial Configuration"
- "Slave-Transmitter Operation for a Single Byte" on page 57
- "Slave-Receiver Operation for a Single Byte" on page 58
- "Slave-Transfer Operation For Buik Transfers" on page 58

#### **Initial Configuration**

To use the DW\_apb\_i2c as a slave, perform the following steps:

- 1. Disable the DW\_apb\_i2c by writing a '0' to bit 0 of the IC\_ENABLE register.
- 2. Write to the IC\_SAR register (bits 9:0) to set the slave address. This is the address to which the DW\_apb\_i2c responds.
- 3. Write to the IC\_CON register to specify which type of addressing is supported (7- or 10-bit by setting bit 3). Enable the DW\_apb\_i2c in slave-only mode by writing a '0' into bit 6 (IC\_SLAVE\_DISABLE) and a '0' to bit 0 (MASTER\_MODE).

#### **K** Note

Slaves and masters do not have to be programmed with the same type of addressing 7- or 10-bit address. For instance, a slave can be programmed with 7-bit addressing and a master with 10-bit addressing, and vice versa.

4. Enable the DW\_apb\_i2c by writing a '1' in bit 0 of the IC\_ENABLE register.

# 🎝 🌮 Note —

Depending on the reset values chosen, steps 2 and 3 may not be necessary because the reset values can be configured. For instance, if the device is only going to be a master, there would be no need to set the slave address because you can configure DW\_apb\_i2c to have the slave disabled after reset and to enable the master after reset. The values stored are static and do not need to be reprogrammed if the DW\_apb\_i2c is disabled.

# Slave-Transmitter Operation for a Single Byte

When another I<sup>2</sup>C master device on the bus addresses the DW\_apb\_i<sup>2</sup>c and requests data, the DW\_apb\_i<sup>2</sup>c acts as a slave-transmitter and the following steps occur:

- 1. The other I<sup>2</sup>C master device initiates an I<sup>2</sup>C transfer with an address that matches the slave address in the IC\_SAR register of the DW\_apb\_i2c.
- 2. The DW\_apb\_i2c acknowledges the sent address and recognizes the direction of the transfer to indicate that it is acting as a slave-transmitter.
- 3. The DW\_apb\_i2c asserts the RD\_REQ interrupt (bit 5 of the IC\_RAW\_INTR\_STAT register) and holds the SCL line low. It is in a wait state until software responds.

If the RD\_REQ interrupt has been masked, due to IC\_INTR\_MASK[5] register (M\_RD\_REQ bit field) being set to 0, then it is recommended that a hardware and/or software timing routine be used to instruct the CPU to perform periodic reads of the IC\_RAW\_INTR\_STAT register.

- a. Reads that indicate IC\_RAW\_INTR\_STAT[5] (R\_RD\_REQ bit field) being set to 1 must be treated as the equivalent of the RD\_REQ interrupt being asserted.
- b. Software must then act to satisfy the I2C transfer.
- c. The timing interval used should be in the order of 10 times the fastest SCL clock period the DW\_apb\_i2c can handle. For example, for 400 kb/s, the timing interval is 25us.

🔊 Note -

The value of 10 is recommended here because this is approximately the amount of time required for a single byte of data transferred on the I<sup>2</sup>C bus.

4. If there is any data remaining in the TX FIFO before receiving the read request, then the DW\_apb\_i2c asserts a TX\_ABRT interrupt (bit 6 of the IC\_RAW\_INTR\_STAT register) to flush the old data from the TX FIFO.

# J Note

Because the DW\_apb\_i2c's TX FIFO is forced into a flushed/reset state whenever a TX\_ABRT event occurs, it is necessary for software to release the DW\_apb\_i2c from this state by reading the IC\_CLR\_TX\_ABRT register before attempting to write into the TX FIFO. See register IC\_RAW\_INTR\_STAT for more details.

If the TX\_ABRT interrupt has been masked, due to of IC\_INTR\_MASK[6] register (M\_TX\_ABRT bit field) being set to 0, then it is recommended that re-using the timing routine (described in the previous step), or a similar one, be used to read the IC\_RAW\_INTR\_STAT register.

- a. Reads that indicate bit 6 (R\_TX\_ABRT) being set to 1 must be treated as the equivalent of the TX\_ABRT interrupt being asserted.
- b. There is no further action required from software.
- c. The timing interval used should be similar to that described in the previous step for the IC\_RAW\_INTR\_STAT[5] register.
- 5. Software writes to the IC\_DATA\_CMD register with the data to be written (by writing a '0' in bit 8).

6. Software must clear the RD\_REQ and TX\_ABRT interrupts (bits 5 and 6, respectively) of the IC\_RAW\_INTR\_STAT register before proceeding.

If the RD\_REQ and/or TX\_ABRT interrupts have been masked, then clearing of the IC\_RAW\_INTR\_STAT register will have already been performed when either the R\_RD\_REQ or R\_TX\_ABRT bit has been read as 1.

- 7. The DW\_apb\_i2c releases the SCL and transmits the byte.
- 8. The master may hold the I<sup>2</sup>C bus by issuing a RESTART condition or release the bus by issuing a STOP condition.

# Slave-Receiver Operation for a Single Byte

When another I<sup>2</sup>C master device on the bus addresses the DW\_apb\_i2c and is sending data, the DW\_apb\_i2c acts as a slave-receiver and the following steps occur:

- 1. The other I<sup>2</sup>C master device initiates an I<sup>2</sup>C transfer with an address that matches the DW\_apb\_i2c's slave address in the IC\_SAR register.
- 2. The DW\_apb\_i2c acknowledges the sent address and recognizes the direction of the transfer to indicate that the DW\_apb\_i2c is acting as a slave-receiver.
- 3. DW\_apb\_i2c receives the transmitted byte and places it in the receive buffer.

# 🏑 🌮 Note –

If the RX FIFO is completely filled with data when a byte is pushed, then an overflow occurs and the DW\_apb\_i2c continues with subsequent I<sup>2</sup>C transfers. Because a NACK is not generated, software must recognize the overflow when indicated by the DW\_apb\_i2c (by the R\_RX\_OVER bit in the IC\_INTR\_STAT register) and take appropriate actions to recover from lost data. Hence, there is a real time constraint on software to service the RX FIFO before the latter overflow as there is no way to re-apply pressure to the remote transmitting master. You must select a deep enough RX FIFO depth to satisfy the interrupt service interval of their system.

4. DW\_apb\_i2c asserts the RX\_FULL interrupt (IC\_RAW\_INTR\_STAT[2] register).

If the RX\_FULL interrupt has been masked, due to setting IC\_INTR\_MASK[2] register to 0 or setting IC\_TX\_TL to a value larger than 0, then it is recommended that a timing routine (described in "Slave-Transmitter Operation for a Single Byte" on page 57) be implemented for periodic reads of the "IC\_STATUS" on page 137 register. Reads of the IC\_STATUS register, with bit 3 (RFNE) set at 1, must then be treated by software as the equivalent of the RX\_FULL interrupt being asserted.

- 5. Software may read the byte from the IC\_DATA\_CMD register (bits 7:0).
- 6. The other master device may hold the I<sup>2</sup>C bus by issuing a RESTART condition or release the bus by issuing a STOP condition.

# Slave-Transfer Operation For Buik Transfers

In the standard I<sup>2</sup>C protocol, all transactions are single byte transactions and the programmer responds to a remote master read request by writing one byte into the slave's TX FIFO. When a slave (slave-transmitter) is issued with a read request (RD\_REQ) from the remote master (master-receiver), at a minimum there should be at least one entry placed into the slave-transmitter's TX FIFO.

DW\_apb\_i2c is designed to handle more data in the TX FIFO so that subsequent read requests can take that data without raising an interrupt to get more data. Ultimately, this eliminates the possibility of significant latencies being incurred between raising the interrupt for data each time had there been a restriction of having only one entry placed in the TX FIFO.

This mode only occurs when DW\_apb\_i2c is acting as a slave-transmitter. If the remote master acknowledges the data sent by the slave-transmitter and there is no data in the slave's TX FIFO, the DW\_apb\_i2c holds the I<sup>2</sup>C SCL line low while it raises the read request interrupt (RD\_REQ) and waits for data to be written into the TX FIFO before it can be sent to the remote master.

If the RD\_REQ interrupt is masked, due to bit 5 (M\_RD\_REQ) of the IC\_INTR\_STAT register being set to 0, then it is recommended that a timing routine be used to activate periodic reads of the IC\_RAW\_INTR\_STAT register. Reads of IC\_RAW\_INTR\_STAT that return bit 5 (R\_RD\_REQ) set to 1 must be treated as the equivalent of the RD\_REQ interrupt referred to in this section. This timing routine is similar to that described in "Slave-Transmitter Operation for a Single Byte" on page 57.

The RD\_REQ interrupt is raised upon a read request, and like interrupts, must be cleared when exiting the interrupt service handling routine (ISR). The ISR allows you to either write 1 byte or more than 1 byte into the TX FIFO. During the transmission of these bytes to the master, if the master acknowledges the last byte. then the slave must raise the RD\_REQ again because the master is requesting for more data.

If the programmer knows in advance that the remote master is requesting a packet of *n* bytes, then when another master addresses DW\_apb\_i2c and requests data, the TX FIFO could be written with *n* number bytes and the remote master receives it as a continuous stream of data. For example, the DW\_apb\_i2c slave continues to send data to the remote master as long as the remote master is acknowledging the data sent and there is data available in the TX FIFO. There is no need to hold the SCL line low or to issue RD\_REQ again.

If the remote master is to receive *n* bytes from the DW\_apb\_i2c but the programmer wrote a number of bytes larger than *n* to the TX FIFO, then when the slave finishes sending the requested *n* bytes, it clears the TX FIFO and ignores any excess bytes.

The the DW\_apb\_i2c generates a transmit abort (TX\_ABRT) event to indicate the clearing of the TX FIFO in this example. At the time an ACK/NACK is expected, if a NACK is received, then the remote master has all the data it wants. At this time, a flag is raised within the slave's state machine to clear the leftover data in the TX FIFO. This flag is transferred to the processor bus clock domain where the FIFO exists and the contents of the TX FIFO is cleared at that time.

# **Master Mode Operation**

This section includes the following topics:

- "Initial Configuration"
- "Dynamic IC\_TAR or IC\_10BITADDR\_MASTER Update" on page 61
- "Master Transmit and Master Receive" on page 62

### **Initial Configuration**

The initial configuration procedure for Master Mode Operation depends on the configuration parameter I2C\_DYNAMIC\_TAR\_UPDATE. When set to "Yes" (1), the target address and address format can be changed dynamically without having to disable DW\_apb\_i2c. This parameter only applies to when DW\_apb\_i2c is acting as a master because the slave requires the component to be disabled before any changes can be made to the address. For more information about this parameter, see page 83. For more information about how this parameter affects the IC\_TAR register, see page 100.

The procedures are very similar and are only different with regard to where the IC\_10BITADDR\_MASTER bit is set (either bit 4 of IC\_CON register or bit 12 of IC\_TAR register).

#### I2C\_DYNAMIC\_TAR\_UPDATE = 0

To use the DW\_apb\_i2c as a master when the I2C\_DYNAMIC\_TAR\_UPDATE configuration parameter is set to "No" (0), perform the following steps:

- 1. Disable the DW\_apb\_i2c by writing 0 to the IC\_ENABLE register.
- 2. Write to the IC\_CON register to set the maximum speed mode supported (bits 2:1) and the desired speed of the DW\_apb\_i2c master-initiated transfers, either 7-bit or 10-bit addressing (bit 4). Ensure that bit 6 (IC\_SLAVE\_DISABLE) is written with a '1' and bit 0 (MASTER\_MODE) is written with a '1'.

# 了 🔊 Note ·

Slaves and masters do not have to be programmed with the same type of addressing 7- or 10-bit address. For instance, a slave can be programmed with 7-bit addressing and a master with 10-bit addressing, and vice versa.

- 3. Write to the IC\_TAR register the address of the I<sup>2</sup>C device to be addressed (bits 9:0). This register also indicates whether a General Call or a START BYTE command is going to be performed by I<sup>2</sup>C.
- 4. *Only applicable for high-speed mode transfers*. Write to the IC\_HS\_MADDR register the desired master code for the DW\_apb\_i2c. The master code is programmer-defined.
- 5. Enable the DW\_apb\_i2c by writing a '1' in bit 0 of the IC\_ENABLE register.
- 6. Now write transfer direction and data to be sent to the IC\_DATA\_CMD register. If the IC\_DATA\_CMD register is written before the DW\_apb\_i2c is enabled, the data and commands are lost as the buffers are kept cleared when DW\_apb\_i2c is disabled.

This step generates the START condition and the address byte on the DW\_apb\_i2c. Once DW\_apb\_i2c is enabled and there is data in the TX FIFO, DW\_apb\_i2c starts reading the data.

#### 了 Note -

Depending on the reset values chosen, steps 2, 3, 4, and 5 may not be necessary because the reset values can be configured. The values stored are static and do not need to be reprogrammed if the DW\_apb\_i2c is disabled, with the exception of the transfer direction and data.

#### I2C\_DYNAMIC\_TAR\_UPDATE = 1

To use the DW\_apb\_i2c as a master when the I2C\_DYNAMIC\_TAR\_UPDATE configuration parameter is set to "Yes" (1), perform the following steps:

- 1. Disable the DW\_apb\_i2c by writing 0 to the IC\_ENABLE register.
- 2. Write to the IC\_CON register to set the maximum speed mode supported for slave operation (bits 2:1) and to specify whether the DW\_apb\_i2c starts its transfers in 7/10 bit addressing mode when the device is a slave (bit 3).
- 3. Write to the IC\_TAR register the address of the I<sup>2</sup>C device to be addressed. It also indicates whether a General Call or a START BYTE command is going to be performed by I<sup>2</sup>C. The desired speed of the DW\_apb\_i<sup>2</sup>c master-initiated transfers, either 7-bit or 10-bit addressing, is controlled by the IC\_10BITADDR\_MASTER bit field (bit 12).
- 4. *Only applicable for high-speed mode transfers*. Write to the IC\_HS\_MADDR register the desired master code for the DW\_apb\_i2c. The master code is programmer-defined.
- 5. Enable the DW\_apb\_i2c by writing a 1 in the IC\_ENABLE register.
- 6. Now write the transfer direction and data to be sent to the IC\_DATA\_CMD register. If the IC\_DATA\_CMD register is written before the DW\_apb\_i2c is enabled, the data and commands are lost as the buffers are kept cleared when DW\_apb\_i2c is not enabled.

# 🎲 Note —

For multiple I<sup>2</sup>C transfers, perform additional writes to the TX FIFO such that the TX FIFO does not become empty during the I<sup>2</sup>C transaction. If the TX FIFO is completely emptied at any stage, then further writes to the TX FIFO results in an independent I<sup>2</sup>C transaction.

#### Dynamic IC\_TAR or IC\_10BITADDR\_MASTER Update

The DW\_apb\_i2c supports dynamic updating of the IC\_TAR (bits 9:0) and IC\_10BITADDR\_MASTER (bit 12) bit fields of the IC\_TAR register. In order to perform a dynamic update of the IC\_TAR register, the I2C\_DYNAMIC\_TAR\_UPDATE configuration parameter must be set to "Yes" (1). You can dynamically write to the IC\_TAR register provided the following conditions are met:

1. DW\_apb\_i2c is not enabled (IC\_ENABLE=0);

OR

 DW\_apb\_i2c is enabled (IC\_ENABLE=1); AND DW\_apb\_i2c is NOT engaged in any Master (tx, rx) operation (IC\_STATUS[5]=0); AND DW\_apb\_i2c is enabled to operate in Master mode (IC\_CON[0]=1); AND there are NO entries in the TX FIFO (IC\_STATUS[2]=1)

#### **Master Transmit and Master Receive**

The DW\_apb\_i2c supports switching back and forth between reading and writing dynamically. To transmit data, write the data to be written to the lower byte of the I<sup>2</sup>C Rx/Tx Data Buffer and Command Register (IC\_DATA\_CMD). The *CMD* bit [8] should be written to 0 for I<sup>2</sup>C write operations. Subsequently, a read command may be issued by writing "don't cares" to the lower byte of the IC\_DATA\_CMD register, and a 1 should be written to the *CMD* bit.

# Disabling DW\_apb\_i2c

The register IC\_ENABLE\_STATUS is added to allow software to unambiguously determine when the hardware has completely shutdown in response to the IC\_ENABLE register being set from 1 to 0. Only one register is required to be monitored, as opposed to monitoring two registers (IC\_STATUS and IC\_RAW\_INTR\_STAT) which is a requirement for DW\_apb\_i2c versions 1.05a or earlier.

#### Procedure

- 1. Define a timer interval (t<sub>i2c\_poll</sub>) equal to the 10 times the signaling period for the highest I<sup>2</sup>C transfer speed used in the system and supported by DW\_apb\_i2c. For example, if the highest I<sup>2</sup>C transfer mode is 400 kb/s, then this t<sub>i2c\_poll</sub> is 25us.
- 2. Define a maximum time-out parameter, MAX\_T\_POLL\_COUNT, such that if any repeated polling operation exceeds this maximum value, an error is reported.
- 3. Execute a blocking thread/process/function that prevents any further I<sup>2</sup>C master transactions to be started by software, but allows any pending transfers to be completed.

#### Note

This step can be ignored if DW\_apb\_i2c is programmed to operate as an I<sup>2</sup>C slave only.

- 4. The variable POLL\_COUNT is initialized to zero.
- 5. Set IC\_ENABLE to 0.
- 6. Read the IC\_ENABLE\_STATUS register and test the IC\_EN bit (bit 0). Increment POLL\_COUNT by one. If POLL\_COUNT >= MAX\_T\_POLL\_COUNT, exit with the relevant error code.
- 7. If IC\_ENABLE\_STATUS[0] is 1, then sleep for t<sub>i2c\_poll</sub> and proceed to the previous step. Otherwise, exit with a relevant success code.

# **IC\_CLK Frequency Configuration**

When the DW\_apb\_i2c is configured as a master, the \*CNT registers must be set before any I<sup>2</sup>C bus transaction can take place to ensure proper I/O timing. The \*CNT registers are:

- IC\_SS\_SCL\_HCNT
- IC\_SS\_SCL\_LCNT
- IC\_FS\_SCL\_HCNT
- IC\_FS\_SCL\_LCNT
- IC\_HS\_SCL\_HCNT
- IC\_HS\_SCL\_LCNT

#### Note State

It is not necessary to program any of the \*CNT registers if DW\_apb\_i2c is enabled to operate only as an  $I^2C$  slave, because these registers are only used to determine the SCL timing requirements for operation as an  $I^2C$  master.

Setting the \*\_LCNT registers configures the number of ic\_clk signals that are required for setting the low time of the SCL clock in each speed mode. Setting the \*\_HCNT\* registers configures the number of ic\_clk signals that are required for setting the high time of the SCL clock in each speed mode. Setting the registers to the correct value is described as follows.

The equation to calculate the proper number of ic\_clk signals required for setting the proper SCL clocks high and low times is as follows:

```
IC xCNT = (ROUNDUP(MIN SCL xxxtime*OSCFREQ,0))
  ROUNDUP is an explicit Excel function call that is used to convert a real number to
its equivalent integer number.
  MIN SCL HIGHtime = Minimum High Period
    MIN SCL HIGHtime = 4000 ns for 100 kbps
                         600 ns for 400 kbps
                         60 ns for 3.4 Mbs, bus loading = 100pF
                         160 ns for 3.4 Mbs, bus loading = 400pF
  MIN SCL LOWtime = Minimum Low Period
    MIN SCL LOWtime = 4700 ns for 100 kbps
                       1300 ns for 400 kbps
                       120 ns for 3.4Mbs, bus loading = 100pF
                       320 ns for 3.4Mbs, bus loading = 400pF
OSCFREQ = ic clk Clock Frequency (Hz).
For example:
              OSCFREQ = 100 MHz
              I2Cmode = fast, 400 kbit/s
              MIN SCL HIGHtime = 600 ns.
              MIN SCL LOWtime = 1300 ns.
IC xCNT = (ROUNDUP(MIN SCL HIGH LOWtime*OSCFREQ,0))
IC HCNT = (ROUNDUP(600 \text{ ns } * 100 \text{ MHz}, 0))
IC HCNTSCL PERIOD = 60
IC LCNT = (ROUNDUP(1300 \text{ ns } * 100 \text{ MHz}, 0))
IC LCNTSCL PERIOD = 130
Actual MIN_SCL_HIGHtime = 60*(1/100 MHz) = 600 ns
Actual MIN SCL LOWtime = 130 \times (1/100 \text{ MHz}) = 1300 \text{ ns}
```

When the DW\_apb\_i2c operates as an I<sup>2</sup>C Master, in both transmit and receive transfers, the minimum value that can be programmed in the \*\_LCNT registers is 8. Likewise, the minimum value allowed for the \*\_HCNT registers is 6.

# 了 Note -

The actual SCL low and high times are larger than the values written into the \*\_LCNT and \*\_HCNT registers, respectively. One additional ic\_clk period for the SCL low time is added by the DW\_apb\_i2c, while eight additional ic\_clk periods for the SCL high time is added. Alternatively, you can subtract 1 from the calculated low count and 8 from the calculated high count and use the resulting values for programming into the \*\_LCNT and \*\_HCNT registers in order to account for this behavior.

The following points explain why this behavior occurs:

- The counting logic for the SCL low and high times actually uses (\*\_LCNT+1) and (\*\_HCNT+1) values.
- Both the SDA and SCL signals are monitored for contentions, which may result in loss of arbitration during Master transfer operations, as well as ensuring that the SCL high count is started correctly. Since these signals can be asynchronous to ic\_clk, digital filtering is applied to both SDA and SCL lines.
- The digital filtering applied to the SCL line incurs a delay of four ic\_clk cycles. This filtering includes metastability removal and a 2-out-of-3 majority vote processing on SDA and SCL transitions (edges).
- Whenever SCL is driven "1" to "0" by the DW\_apb\_i2c—that is, completing the SCL high time an internal logic latency of three ic\_clk cycles is incurred.

Consequently, the minimum SCL low time, which the DW\_apb\_i2c is capable of, is 9 ic\_clk periods—(8+1) ic\_clk periods—while the minimum SCL high time is 14 ic\_clk periods—(6+1+4+3) ic\_clk periods.

At standard mode (100 kb/s), the required SCL frequency is 100kHz. The corresponding period is 10  $\mu$ s, to be counted with 23 ic\_clks—(9+14) ic\_clks. This gives an initial estimate for the ic\_clk frequency of 2.3 MHz [1.0/(10e<sup>-6</sup>/23)].

This selection results in SCL low and high times of  $3.91 \,\mu\text{s}$ — $(9/2.3e^6) \,\mu\text{s}$ —and  $6.09 \,\text{ns}$ — $(14/23e^6) \,\text{ns}$ . It should be noted that the SCL low time does not meet I<sup>2</sup>C specification requirements. The following table shows various frequency selections for the ic\_clk and the corresponding SCL low/high settings and times.

ic_clk <sub>freq</sub> (MHz)	SCL Low Count	SCL Low Time (µs)	SCL High Count	SCL High Time (µs)	Remarks
2.3	9	3.91	14	6.1	SCL low does not meet
2.4	11	4.6	13		SCL high count invalid
2.4	12	5.0	12		SCL high count invalid
2.5	11	4.4	14	5.6	SCL low time does not meet
2.6	11	4.2	15	5.7	SCL low time does not meet
2.6	12	4.6	14	5.8	SCL low time <i>almost</i> meets

ic_clk <sub>freq</sub> (MHz)	SCL Low Count	SCL Low Time (µs)	SCL High Count	SCL High Time (µs)	Remarks
2.7	12	4.4	15	5.6	SCL low time does not meet
2.7	13	4.8	14	5.2	ОК

As you can see in the table, the DW\_apb\_i2c can meet I<sup>2</sup>C standard mode transfers using an ic\_clk frequency of 2.7 MHz. All the above calculations can be automated by using a spreadsheet or a C program.

🏑 🌮 Note -

Using the above selected SCL low and high counts, the registers IC\_SS\_SCL\_LCNT and IC\_SS\_SCL\_HCNT, should be programmed with the values 12 and 6—that is, (13-1) and (14-8)—respectively.

At fast mode (400 kb/s), the lowest ic\_clk frequency is 12 MHz, with SCL low and high counts of 16 and 14 respectively.

For high speed modes, transfer rates of 3.4 MB/s and 1.7 MB/s require the lowest ic\_clk frequencies of 105.4 MHz and 56 MHz, respectively. The required corresponding SCL low/high counts are 15/14 and 19/14.

# DMA Controller Interface

The DW\_apb\_i2c has an optional built-in DMA capability that can be selected at configuration time; it has a handshaking interface to a DMA Controller to request and control transfers. The APB bus is used to perform the data transfer to or from the DMA. While the DW\_apb\_i2c DMA operation is designed in a generic way to fit any DMA controller as easily as possible, it is designed to work seamlessly, and best used, with the DesignWare DMA Controller, the DW\_ahb\_dmac. The settings of the DW\_ahb\_dmac that are relevant to the operation of the DW\_apb\_i2c are discussed here, mainly bit fields in the DW\_ahb\_dmac channel control register, CTL*x*, where *x* is the channel number.

# **K** Solution Note

When the DW\_apb\_i2c interfaces to the DW\_ahb\_dmac, the DW\_ahb\_dmac is always a flow controller; that is, it controls the block size. This must be programmed by software in the DW\_ahb\_dmac. The DW\_ahb\_dmac always transfers data using DMA burst transactions if possible, for efficiency. For more information, refer to the *DesignWare DW\_ahb\_dmac Databook*. Other DMA controllers act in a similar manner.

The relevant DMA settings are discussed in the following sections:

- "Enabling the DMA Controller Interface"
- "Overview of Operation" on page 66
- "Transmit Watermark Level and Transmit FIFO Underflow" on page 68
- "Choosing the Transmit Watermark Level" on page 68
- "Selecting DEST\_MSIZE and Transmit FIFO Overflow" on page 69
- "Receive Watermark Level and Receive FIFO Overflow" on page 70
- "Choosing the Receive Watermark level" on page 70

- "Selecting SRC\_MSIZE and Receive FIFO Underflow" on page 70
- "Handshaking Interface Operation" on page 71

### 🔊 Note -

The DMA output dma\_finish is a status signal to indicate that the DMA block transfer is complete. DW\_apb\_i2c does not use this status signal, and therefore does not appear in the I/O port list.

# **Enabling the DMA Controller Interface**

To enable the DMA Controller interface on the DW\_apb\_i2c, you must write the DMA Control Register (IC\_DMA\_CR). Writing a 1 into the TDMAE bit field of IC\_DMA\_CR register enables the DW\_apb\_i2c transmit handshaking interface. Writing a 1 into the RDMAE bit field of the IC\_DMA\_CR register enables the DW\_apb\_i2c receive handshaking interface.

# **Overview of Operation**

As a block flow control device, the DMA Controller is programmed by the processor with the number of data items (block size) that are to be transmitted or received by DW\_apb\_i2c; this is programmed into the BLOCK\_TS field of the DW\_ahb\_dmac CTLx register.

The block is broken into a number of transactions, each initiated by a request from the DW\_apb\_i2c. The DMA Controller must also be programmed with the number of data items (in this case, DW\_apb\_i2c FIFO entries) to be transferred for each DMA request. This is also known as the burst transaction length and is programmed into the SRC\_MSIZE/DEST\_MSIZE fields of the DW\_ahb\_dmac CTLx register for source and destination, respectively.

Figure 16 on page 67 shows a single block transfer, where the block size programmed into the DMA Controller is 12 and the burst transaction length is set to 4. In this case, the block size is a multiple of the burst transaction length. Therefore, the DMA block transfer consists of a series of burst transactions. If the DW\_apb\_i2c makes a transmit request to this channel, four data items are written to the DW\_apb\_i2c TX FIFO. Similarly, if the DW\_apb\_i2c makes a receive request to this channel, four data items are read from the DW\_apb\_i2c RX FIFO. Three separate requests must be made to this DMA channel before all 12 data items are written or read.



Block Size : DMA.CTLx.BLOCK\_TS=12

Number of data items per source burst transaction : DMA.CTLx.SRC\_MSIZE = 4 I<sup>2</sup>C receive FIFO watermark level: I2C.DMARDLR + 1 = DMA.CTLx.SRC\_MSIZE = 4 (for more information, refer to discussion on page 70)

#### Figure 16: Breakdown of DMA Transfer into Burst Transactions

When the block size programmed into the DMA Controller is not a multiple of the burst transaction length, as shown in Figure 17, a series of burst transactions followed by single transactions are needed to complete the block transfer.



Number of data items per burst transaction : DMA.CTLx.DEST\_MSIZE = 4

I<sup>2</sup>C transmit FIFO watermark level: I2C.IC\_DMA\_TDLR = DMA.CTLx.DEST\_MSIZE = 4 (for more information, refer to discussion on page 69)

#### Figure 17: Breakdown of DMA Transfer into Single and Burst Transactions

# **Transmit Watermark Level and Transmit FIFO Underflow**

During DW\_apb\_i2c serial transfers, transmit FIFO requests are made to the DW\_ahb\_dmac whenever the number of entries in the transmit FIFO is less than or equal to the DMA Transmit Data Level Register (IC\_DMA\_TDLR) value; this is known as the watermark level. The DW\_ahb\_dmac responds by writing a burst of data to the transmit FIFO buffer, of length CTLx.DEST\_MSIZE.

Data should be fetched from the DMA often enough for the transmit FIFO to perform serial transfers continuously; that is, when the FIFO begins to empty another DMA request should be triggered. Otherwise, the FIFO will run out of data causing a STOP to be inserted on the I<sup>2</sup>C bus. To prevent this condition, the user must set the watermark level correctly.

# **Choosing the Transmit Watermark Level**

Consider the example where the assumption is made:

```
DMA.CTLx.DEST_MSIZE = FIFO_DEPTH - I2C.IC_DMA_TDLR
```

Here the number of data items to be transferred in a DMA burst is equal to the empty space in the Transmit FIFO. Consider two different watermark level settings.

#### Case 1: IC\_DMA\_TDLR = 2



Figure 18: Case 1 Watermark Levels

Transmit FIFO watermark level = I2C.IC\_DMA\_TDLR = 2 DMA.CTL*x*.DEST\_MSIZE = FIFO\_DEPTH - I2C.IC\_DMA\_TDLR = 6 I2C transmit FIFO\_DEPTH = 8 DMA.CTL*x*.BLOCK\_TS = 30

Therefore, the number of burst transactions needed equals the block size divided by the number of data items per burst:

DMA.CTL*x*.BLOCK\_TS/DMA.CTL*x*.DEST\_MSIZE = 30/6 = 5

The number of burst transactions in the DMA block transfer is 5. But the watermark level, I2C.IC\_DMA\_TDLR, is quite low. Therefore, the probability of an I<sup>2</sup>C underflow is high where the I<sup>2</sup>C serial transmit line needs to transmit data, but where there is no data left in the transmit FIFO. This occurs because the DMA has not had time to service the DMA request before the transmit FIFO becomes empty.

#### Case 2: IC\_DMA\_TDLR = 6



Figure 19: Case 2 Watermark Levels

Transmit FIFO watermark level = I2C.IC\_DMA\_TDLR = 6 DMA.CTLx.DEST\_MSIZE = FIFO\_DEPTH - I2C.IC\_DMA\_TDLR = 2 I2C transmit FIFO\_DEPTH = 8 DMA.CTLx.BLOCK\_TS = 30

Number of burst transactions in Block:

#### DMA.CTLx.BLOCK\_TS/DMA.CTLx.DEST\_MSIZE = 30/2 = 15

In this block transfer, there are 15 destination burst transactions in a DMA block transfer. But the watermark level, I2C.IC\_DMA\_TDLR, is high. Therefore, the probability of an I<sup>2</sup>C underflow is low because the DMA controller has plenty of time to service the destination burst transaction request before the I<sup>2</sup>C transmit FIFO becomes empty.

Thus, the second case has a lower probability of underflow at the expense of more burst transactions per block. This provides a potentially greater amount of AMBA bursts per block and worse bus utilization than the former case.

Therefore, the goal in choosing a watermark level is to minimize the number of transactions per block, while at the same time keeping the probability of an underflow condition to an acceptable level. In practice, this is a function of the ratio of the rate at which the I<sup>2</sup>C transmits data to the rate at which the DMA can respond to destination burst requests.

For example, promoting the channel to the highest priority channel in the DMA, and promoting the DMA master interface to the highest priority master in the AMBA layer, increases the rate at which the DMA controller can respond to burst transaction requests. This in turn allows the user to decrease the watermark level, which improves bus utilization without compromising the probability of an underflow occurring.

# Selecting DEST\_MSIZE and Transmit FIFO Overflow

As can be seen from Figure 19 on page 69, programming DMA.CTL*x*.DEST\_MSIZE to a value greater than the watermark level that triggers the DMA request may cause overflow when there is not enough space in the I<sup>2</sup>C transmit FIFO to service the destination burst request. Therefore, the following equation must be adhered to in order to avoid overflow:

#### $DMA.CTLx.DEST\_MSIZE <= I2C.FIFO\_DEPTH - I2C.IC\_DMA\_TDLR$ (1)

In "Case 2: IC\_DMA\_TDLR = 6", the amount of space in the transmit FIFO at the time the burst request is made is equal to the destination burst length, DMA.CTLx.DEST\_MSIZE. Thus, the transmit FIFO may be full, but not overflowed, at the completion of the burst transaction.

Therefore, for optimal operation, DMA.CTL*x*.DEST\_MSIZE should be set at the FIFO level that triggers a transmit DMA request; that is:

 $DMA.CTLx.DEST_MSIZE = I2C.FIFO_DEPTH - I2C.IC_DMA_TDLR$  (2)

This is the setting used in Figure 17 on page 67.

Adhering to equation (2) reduces the number of DMA bursts needed for a block transfer, and this in turn improves AMBA bus utilization.

🔊 Note -

The transmit FIFO will not be full at the end of a DMA burst transfer if the I<sup>2</sup>C has successfully transmitted one data item or more on the I<sup>2</sup>C serial transmit line during the transfer.

# **Receive Watermark Level and Receive FIFO Overflow**

During DW\_apb\_i2c serial transfers, receive FIFO requests are made to the DW\_ahb\_dmac whenever the number of entries in the receive FIFO is at or above the DMA Receive Data Level Register; that is, IC\_DMA\_RDLR+1. This is known as the watermark level. The DW\_ahb\_dmac responds by writing a burst of data to the transmit FIFO buffer of length CTLx.SRC\_MSIZE.

Data should be fetched by the DMA often enough for the receive FIFO to accept serial transfers continuously; that is, when the FIFO begins to fill, another DMA transfer is requested. Otherwise, the FIFO will fill with data (overflow). To prevent this condition, the user must correctly set the watermark level.

# **Choosing the Receive Watermark level**

Similar to choosing the transmit watermark level described earlier, the receive watermark level, IC\_DMA\_RDLR+1, should be set to minimize the probability of overflow, as shown in Figure 20 on page 71. It is a trade-off between the number of DMA burst transactions required per block versus the probability of an overflow occurring.

# Selecting SRC\_MSIZE and Receive FIFO Underflow

As can be seen in Figure 20 on page 71, programming a source burst transaction length greater than the watermark level may cause underflow when there is not enough data to service the source burst request. Therefore, the following equation must be adhered to avoid underflow:

 $DMA.CTLx.SRC\_MSIZE \le I2C.IC\_DMA\_RDLR + 1$ (4)

If the number of data items in the receive FIFO is equal to the source burst length at the time the burst request is made – DMA.CTL*x*.SRC\_MSIZE – the receive FIFO may be emptied, but not underflowed, at the completion of the burst transaction. For optimal operation, DMA.CTL*x*.SRC\_MSIZE should be set at the watermark level; that is:

 $DMA.CTLx.SRC\_MSIZE = I2C.IC\_DMA\_RDLR + 1$  (5)

Adhering to equation (5) reduces the number of DMA bursts in a block transfer, and this in turn can improve AMBA bus utilization.

#### **K** Note

The receive FIFO will not be empty at the end of the source burst transaction if the I<sup>2</sup>C has successfully received one data item or more on the I<sup>2</sup>C serial receive line during the burst.



Figure 20: I<sup>2</sup>C Receive FIFO

# Handshaking Interface Operation

**dma\_tx\_req, dma\_rx\_req** – The request signals for source and destination, dma\_tx\_req and dma\_rx\_req, are activated when their corresponding FIFOs reach the watermark levels as discussed earlier.

The DW\_ahb\_dmac uses rising-edge detection of the dma\_tx\_req signal/dma\_rx\_req to identify a request on the channel. Upon reception of the dma\_tx\_ack/dma\_rx\_ack signal from the DW\_ahb\_dmac to indicate the burst transaction is complete, the DW\_apb\_i2c de-asserts the burst request signals, dma\_tx\_req/dma\_rx\_req, until dma\_tx\_ack/dma\_rx\_ack is de-asserted by the DW\_ahb\_dmac.

When the DW\_apb\_i2c samples that dma\_tx\_ack/dma\_rx\_ack is de-asserted, it can re-assert the dma\_tx\_req/dma\_rx\_req of the request line if their corresponding FIFOs exceed their watermark levels (back-to-back burst transaction). If this is not the case, the DMA request lines remain de-asserted. Figure 21 on page 72 shows a timing diagram of a burst transaction where pclk = hclk. Figure 22 on page 72 shows two back-to-back burst transactions where the hclk frequency is twice the pclk frequency.

The handshaking loop is as follows:

dma\_tx\_req/dma\_rx\_req asserted by DW\_apb\_i2c

-> dma\_tx\_ack/dma\_rx\_ack asserted by DW\_ahb\_dmac

-> dma\_tx\_req/dma\_rx\_req de-asserted by DW\_apb\_i2c

-> dma\_tx\_ack/dma\_rx\_ack de-asserted by DW\_ahb\_dmac.

-> dma\_tx\_req/dma\_rx\_req reasserted by DW\_apb\_i2c, if back-to-back transaction is required.

#### 🔊 Note 🖸

The burst transaction request signals, dma\_tx\_req and dma\_rx\_req, are generated in the DW\_apb\_i2c off pclk and sampled in the DW\_ahb\_dmac by hclk. The acknowledge signals, dma\_tx\_ack and dma\_rx\_ack, are generated in the DW\_ahb\_dmac off hclk and sampled in the DW\_apb\_i2c of pclk. The handshaking mechanism between the DW\_ahb\_dmac and the DW\_apb\_i2c supports quasi-synchronous clocks; that is, hclk and pclk must be phase-aligned, and the hclk frequency must be a multiple of the pclk frequency.



Figure 21: Burst Transaction – pclk = hclk



Figure 22: Back-to-Back Burst Transactions – hclk = 2\*pclk

Two things to note here:

- 1. The burst request lines, dma\_tx\_req signal/dma\_rx\_req, once asserted remain asserted until their corresponding dma\_tx\_ack/dma\_rx\_ack signal is received even if the respective FIFO's drop below their watermark levels during the burst transaction.
- 2. The dma\_tx\_req/dma\_rx\_req signals are de-asserted when their corresponding dma\_tx\_ack/dma\_rx\_ack signals are asserted, even if the respective FIFOs exceed their watermark levels.

**dma\_tx\_single, dma\_rx\_single** – The dma\_tx\_single signal is a status signal. It is asserted when there is at least one free entry in the transmit FIFO and cleared when the transmit FIFO is full. The dma\_rx\_single signal is a status signal. It is asserted when there is at least one valid data entry in the receive FIFO and cleared when the receive FIFO is empty.

These signals are needed by only the DW\_ahb\_dmac for the case where the block size, CTL*x*.BLOCK\_TS, that is programmed into the DW\_ahb\_dmac is not a multiple of the burst transaction length, CTL*x*.SRC\_MSIZE, CTL*x*.DEST\_MSIZE, as shown in Figure 17 on page 67. In this case, the DMA single outputs inform the DW\_ahb\_dmac that it is still possible to perform single data item transfers, so it can access all data items in the transmit/receive FIFO and complete the DMA block transfer. The DMA single outputs from the DW\_apb\_i2c are not sampled by the DW\_ahb\_dmac otherwise. This is illustrated in the following example.

Consider first an example where the receive FIFO channel of the DW\_apb\_i2c is as follows:

DMA.CTLx.SRC\_MSIZE = I2C.iC\_DMA\_RDLR + 1 = 4 DMA.CTLx.BLOCK\_TS = 12
For the example in Figure 16 on page 67, with the block size set to 12, the dma\_rx\_req signal is asserted when four data items are present in the receive FIFO. The dma\_rx\_req signal is asserted three times during the DW\_apb\_i2c serial transfer, ensuring that all 12 data items are read by the DW\_ahb\_dmac. All DMA requests read a block of data items and no single DMA transactions are required. This block transfer is made up of three burst transactions.

Now, for the following block transfer:

DMA.CTLx.SRC\_MSIZE = I2C.IC\_DMA\_RDLR + 1 = 4 DMA.CTLx.BLOCK\_TS = 15

The first 12 data items are transferred as already described using three burst transactions. But when the last three data frames enter the receive FIFO, the dma\_rx\_req signal is not activated because the FIFO level is below the watermark level. The DW\_ahb\_dmac samples dma\_rx\_single and completes the DMA block transfer using three single transactions. The block transfer is made up of three burst transactions followed by three single transactions.

Figure 23 shows a single transaction. The handshaking loop is as follows:

dma\_tx\_single/dma\_rx\_single asserted by DW\_apb\_i2c

- -> dma\_tx\_ack/dma\_rx\_ack asserted by DW\_ahb\_dmac
- -> dma\_tx\_single/dma\_rx\_single de-asserted by DW\_apb\_i2c
- -> dma\_tx\_ack/dma\_rx\_ack de-asserted by DW\_ahb\_dmac.



#### Figure 23: Single Transaction

Figure 24 shows a burst transaction, followed by three back-to-back single transactions, where the hclk frequency is twice the pclk frequency.





### J Note

The single transaction request signals, dma\_tx\_single and dma\_rx\_single, are generated in the DW\_apb\_i2c on the pclk edge and sampled in DW\_ahb\_dmac on hclk. The acknowledge signals, dma\_tx\_ack and dma\_rx\_ack, are generated in the DW\_ahb\_dmac on the hclk edge hclk and sampled in the DW\_apb\_i2c on pclk. The handshaking mechanism between the DW\_ahb\_dmac and the DW\_apb\_i2c supports quasi-synchronous clocks; that is, hclk and pclk must be phase aligned and the hclk frequency must be a multiple of pclk frequency.

# **APB Interface**

The host processor accesses data, control, and status information on the DW\_apb\_i2c through the APB interface. The DW\_apb\_i2c supports APB data bus widths of 8, 16, and 32 bits.

For more information about the APB Interface and data widths, refer to "Integration Considerations" on page 163.

# **4** Parameters

This chapter describes the configuration parameters used by the DW\_apb\_i2c. The settings of the configuration parameters determine the I/O signal list of the DW\_apb\_i2c peripheral.

# **Parameter Descriptions**

You use the Synopsys coreConsultant tool to configure the parameters shown in the following tables:

- "Top-Level Parameters" on page 76
- "Derived Constants" on page 84

In these tables, the values 0 and 1 occasionally appear in parentheses in the descriptions for the parameters. These are the logical values for parameter settings that appear in the coreConsultant GUI as check boxes, drop-down lists, a multiple selection, and so on.

#### 🔊 Note

There are references to both hardware parameters and software registers throughout this chapter. Parameters and many of the register bits are prefixed with an IC\_\*. However, the software register bits are distinguished in this chapter by italics. For instance, IC\_MAX\_SPEED\_MODE is a hardware parameter and configured once using Synopsys coreConsultant, whereas the *IC\_SLAVE\_DISABLE* bit in the *IC\_CON* register controls whether I2C has its slave disabled.

# **Configuration Parameters**

You use the Synopsys coreConsultant GUI to configure the following parameters and generate the configured code.

coreConsultant Field Label	Parameter Definition
I2C Source Code Configuration	
Use DesignWare Foundation Synthesis Library (active only when source license available)	<ul> <li>Parameter Name: USE_FOUNDATION</li> <li>Legal Values: True (1) or False (0)</li> <li>Default Value: True; only if Source license is available.</li> <li>Dependencies: Must have Source license.</li> <li>Description: Enables source code customers to write out RTL without having a DesignWare license, or to retain DesignWare Foundation Building Block Library parts in their design.</li> </ul>
System Configuration	
APB data bus width	Parameter Name: APB_DATA_WIDTH Values: 8, 16, or 32 Default Value: 8 Dependencies: None Description: Width of the APB data bus.
Device Configuration	
Highest speed I2C mode supported	<ul> <li>Parameter Name: IC_MAX_SPEED_MODE</li> <li>Values: Standard (1), Fast (2), High (3)</li> <li>Default Value: High (3)</li> <li>Dependencies: None</li> <li>Description: Maximum I<sup>2</sup>C mode supported. Controls the reset value of the <i>SPEED</i> bit field [2:1] of the I<sup>2</sup>C Control Register (<i>IC_CON</i>). Count registers are used to generate the outgoing clock SCL on the I<sup>2</sup>C interface. For the speed modes that are not selected, the corresponding registers are not present in the top-level RTL as described as follows: <ul> <li>If this parameter is set to "Standard," then the <i>IC_FS_SCL_*</i>, <i>IC_HS_MADDR</i>, and <i>IC_HS_SCL_*</i> registers are not present.</li> <li>If this parameter is set to "Fast," then the <i>IC_HS_MADDR</i>, and <i>IC_HS_SCL_*</i> registers are not present.</li> </ul> </li> </ul>
Has I2C default slave address of?	Parameter Name: IC_DEFAULT_SLAVE_ADDR Values: 0x000 to 0x3ff Default Value: 0x055 Description: Reset value of DW_apb_i2c slave address. Controls the reset value of the I <sup>2</sup> C Slave Address Register ( <i>IC_SAR</i> ). The default values cannot be any of the reserved address locations: 0x00 to 0x07 or 0x78 to 0x7f.

#### Table 8: Top-Level Parameters

coreConsultant Field Label	Parameter Definition
Has I <sup>2</sup> C default target slave address	Parameter Name: IC_DEFAULT_TAR_SLAVE_ADDR
of?	Value: 0x000 to 0x3ff
	Default Value: 0x055
	<b>Description</b> : Reset value of DW_apb_i2c target slave address. Controls the
	reset value of the <i>IC_TAR</i> bit field (9:0) of the I <sup>2</sup> C Target Address Register
	$(IC_IAR)$ . The default values cannot be any of the reserved address locations: $0x00$ to $0x07$ or $0x78$ to $0x7f$
Has High Speed mode master and	Parameter Names IC LIS MASTER CODE
of?	Values: 0x0 to 0x7
	Default Value: 0x1
	Denandancias: None
	Description: High speed mode master code of DW apph i2c Controls the
	reset value of the I <sup>2</sup> C HS Master Mode Code Address Register
	$(IC_HS_MADDR)$ . This is a unique code that alerts other masters on the I <sup>2</sup> C
	bus that a high-speed mode transfer is going to begin. For more information
	about this code, refer to "Multiple Master Arbitration" on page 54.
Is an I <sup>2</sup> C master?	Parameter Name: IC_MASTER_MODE
	Values: Unchecked (0) or Checked (1)
	Default Value: Checked (1)
	Dependencies: None
	<b>Description</b> : Controls whether DW_apb_i2c is enabled to be a master after
	reset. This parameter controls the reset value of bit 0 of the I <sup>2</sup> C Control Register (IC CON). To enable the component to be a master, you must write
	a 1 in bit 0 of the <i>IC_CON</i> register.
	<b>NOTE</b> : If this parameter is checked (1), then you must ensure that the
	parameter IC_SLAVE_DISABLE is checked (1) as well.
Disable Slave after reset?	Parameter Name: IC_SLAVE_DISABLE
	Values: Unchecked (0), Checked (1)
	<b>Default Value:</b> Unchecked (0)
	Dependencies: None.
	<b>Description</b> : Controls whether DW_apb_i2c has its slave enabled or disabled after react. If sharled the DW, and i2c class interface is disabled
	after reset. The slave also can be disabled by programming a 1 into bit 6 of
	the I <sup>2</sup> C Control Register ( $IC\_CON$ ). By default, the slave is enabled.
	<b>NOTE</b> : If this parameter is unchecked (0), then you must ensure that the
	parameter IC_MASTER_MODE is unchecked (0) as well.
Supports 10-bit addressing in	Parameter Name: IC_10BITADDR_MASTER
master mode?	Values: Unchecked (0) or Checked (1)
	Default Value: Checked (1)
	Dependencies: None
	<b>Description</b> : Controls whether DW_apb_i2c supports 7- or 10-bit
	addressing on the I <sup>2</sup> C interface after reset when acting as a master. Controls the reset value of hit 4 of the $I^2$ C Control Design (10, CON)
	The reset value of bit 4 of the 1 <sup>2</sup> C Control Register ( <i>IC_CON</i> ).
	can be reprogrammed by software by writing to the <i>IC CON</i> register
	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 8:	Top-Level	Parameters	(Continued)
----------	-----------	------------	-------------

coreConsultant Field Label	Parameter Definition
Supports 10-bit addressing in slave	Parameter Name: IC_10BITADDR_MASTER
mode?	Values: Unchecked (0) or Checked (1)
	Default Value: Checked (1)
	Dependencies: None
	<b>Description</b> : Controls whether DW_apb_i2c slave supports 7- or 10-bit addressing on the I2C interface after reset when acting as a slave. Controls reset value of part of the <i>IC_CON</i> register. DW_apb_i2c responds to this number of address bits when acting as a slave; it can be programmed by software.
Depth of transmit buffer is?	Parameter Name: IC_TX_BUFFER_DEPTH
	<b>Values:</b> 2 to 256
	Default Value: 8
	Dependencies: None
	<b>Description</b> : Depth of the transmit buffer. The buffer is 9-bits wide; 8 bits for the data, and 1 bit for the read or write command.
Depth of receive buffer is?	Parameter Name: IC_RX_BUFFER_DEPTH
	<b>Values:</b> 2 to 256
	Default Value: 8
	Dependencies: None
	<b>Description</b> : Depth of receive buffer; the buffer is 8 bits wide.
Transmit buffer threshold level is?	Parameter Name: IC_TX_TL
	<b>Values:</b> 0 to $(IC_TX_BUFFER_DEPTH - 1)$
	Default Value: 0
	Dependencies: None
	<b>Description</b> : Reset value for the threshold level of the transmit buffer. This parameter controls the reset value of the I <sup>2</sup> C Transmit FIFO Threshold Level Register ( $IC_TX_TL$ ).
Receive buffer threshold value is?	Parameter Name: IC_RX_TL
	Values: 0 to (IC_RX_BUFFER_DEPTH – 1)
	Default Value: 0
	Dependencies: None
	<b>Description</b> : Reset value for the threshold level of the receive buffer. This parameter controls the reset value of the I <sup>2</sup> C Receive FIFO Threshold Level Register ( <i>IC_RX_TL</i> ).

coreConsultant Field Label	Parameter Definition
coreConsultant Field Label Allow restart conditions to be sent when acting as a master?	Parameter DefinitionParameter Name: IC_RESTART_ENValues: Checked (1) or Unchecked (0)Default Value: Checked (1)Dependencies: NoneDescription: Controls the reset value of bit 5 (IC_RESTART_EN) in theIC_CON register. By default, this parameter is checked, which allowsRESTART conditions to be sent when DW_apb_i2c is acting as a master.Some older slaves do not support handling RESTART conditions; however,RESTART conditions are used in several I <sup>2</sup> C operations. When theRESTART is disabled, the master is prohibited from performing thefollowing functions:Change direction within a transfer (split)Send a START BYTEPerform any high-speed mode operationPerform combined format transfers in 7-bit addressing modes
	<ul><li>Perform a read operation with a 10-bit address</li><li>Send multiple bytes per transfer</li></ul>
Hardware reset value for IC_SDA_SETUP register	Parameter Name: IC_DEFAULT_SDA_SETUP Legal Values: 0x00 to 0xff Default Value: 0x64 Dependencies: None Description: Assigns the default reset value for the IC_SDA_SETUP register.
IC_ACK_GENERAL_CALL set to acknowledge I <sup>2</sup> C general calls on reset	Parameter Name: IC_DEFAULT_ACK_GENERAL_CALL Unchecked (0) or Checked (1) <b>Default Value:</b> Checked (1) <b>Dependencies:</b> None <b>Description:</b> Assigns the default reset value for the IC_ACK_GENERAL_CALL register.
External Configuration	
Include DMA handshaking interface signals?	Parameter Name: IC_HAS_DMAValues: Checked (1) or Unchecked (0)Default Value: Unchecked (0)Dependencies: NoneDescription: When checked, includes the DMA handshaking interface signals at the top-level I/O. For more information about these signals, see "DW_apb_i2c Signal Descriptions" on page 88.
Single Interrupt output port present?	Parameter Name: IC_INTR_IOValues: Unchecked (0) or Checked (1)Default Value: Unchecked (0)Dependencies: NoneDescription: If unchecked, each interrupt source has its own output. If checked, all interrupt sources are combined into a single output.

coreConsultant Field Label	Parameter Definition
Polarity of interrupts is active high?	Parameter Name: IC_INTR_POL
	Values: Unchecked (0) or Checked (1)
	Default Value: Checked (1)
	Dependencies: None
	<b>Description</b> : By default, the polarity of the output interrupt lines is active high (checked).
Internal Configuration	
Add Encoded Parameters	Parameter Name: IC_ADD_ENCODED_PARAMS
	Values: Unchecked (0) or Checked (1)
	Default Value: Checked (1)
	Dependencies: None
	<b>Description</b> : By adding the encoded parameters gives firmware an easy and quick way of identifying the DesignWare component within an I/O memory map. Some critical design-time options determine how a driver should interact with the peripheral. There is a minimal area overhead by including these parameters. This option allows a single driver to be developed for each component, which will be self-configurable.
	When bit 7 of the <i>IC_COMP_PARAM_1</i> is read and contains a '1,' the encoded parameters can be read via software. If this bit is a '0,' then the entire register is '0' regardless of the setting of any of the other parameters that are encoded in the register's bits. For details about this register, see the <i>IC_COMP_PARAM_1</i> register on page 151.
Specify clock counts directly	Parameter Name: IC_USE_COUNTS
instead of supplying clock	Values: Checked (1) or Unchecked (0)
frequency?	Default Value: Unchecked (0)
	Dependencies: None
	<b>Description</b> : Determines whether * <i>CNT</i> values are provided directly or by specifying the ic_clk clock frequency and letting coreConsultant (or coreAssembler) calculate the count values.
	When this parameter is checked, the reset values of the * <i>CNT</i> registers are specified by the corresponding *COUNT configuration parameters, which may be user-defined or derived (see standard, fast, or high speed mode parameters later in this table).
	When unchecked (default setting), the reset values of the * <i>CNT</i> registers are calculated from the configuration parameter IC_CLOCK_PERIOD.
Hard code the count values for each	Parameter Name: IC_HC_COUNT_VALUES
mode?	Values: Checked (1) or Unchecked (0)
	<b>Default Value:</b> Unchecked (0)
	Dependencies: None.
	<b>Description</b> : By checking this parameter, the * <i>CNT</i> registers are set to read only. Unchecking this parameter (default setting) allows the * <i>CNT</i> registers to be writable.
	Regardless of the setting, the * <i>CNT</i> registers are always readable and have reset values from the corresponding *COUNT configuration parameters, which may be user-defined or derived (see standard, fast, or high speed mode parameters later in this table). The count registers begin on page 113.

coreConsultant Field Label	Parameter Definition
ic_clk has a period of? (ns integers	Parameter Name: IC_CLOCK_PERIOD
only)	Values: 2 to 2147483647 (ns)
	<b>Default Value:</b> 10 (ns) – high-speed mode
	<b>Dependencies:</b> This parameter is disabled if the IC_USE_COUNTS parameter is checked (1).
	<b>Description</b> : Specifies the period of incoming ic_clk, which is used to generate outgoing I <sup>2</sup> C interface SCL clock (ns integers only). When the count values are used to generate the IC_CLOCK_PERIOD, then the IC_MAX_SPEED_MODE setting determines the actual period: IC_MAX_SPEED_MODE = Standard => 500 ns
	IC_MAX_SPEED_MODE = Standard => 500 hs IC_MAX_SPEED_MODE = East => 100 hs
	IC_MAX_SPEED_MODE = High => 10 ns
Relationship between pclk and ic clk is?	Parameter Name: IC_CLK_TYPE
	Values: Identical (0), Synchronous (3), Asynchronous (1)
	Default Value: Asynchronous (1)
	Dependencies: None.
	<b>NOTE:</b> is all frequency must be greater than or equal to palk frequency.
	Identical (0): clocks are identical; no metastability flops are required for data passing between clock domains.
	Synchronous (3): clocks are not the same frequency but have coincident rising edges. Synchronization flops are required for data passing between clock domains because the clocks can be different frequencies on either side. These flops are holding the registers longer to ensure that the synchronization is registered.
	Asynchronous (1): clocks may be completely asynchronous to each other, metastability flops are required for data passing between clock domains.
Standard Speed Mode Configuration	n
Std speed SCL high count is?	Parameter Name: IC_SS_SCL_HIGH_COUNT
	Values: Hex value in range 0x0006 to 0xffff
	Default Value: 0x0190 (400 based on 100 MHz ic_clk)
	<b>Dependencies:</b> This parameter is active when the IC_USE_COUNTS parameter is checked (1); otherwise, this value is automatically calculated using the IC_CLK_PERIOD parameter. If the IC_MAX_SPEED_MODE parameter is set to "fast" or "high", this parameter is irrelevant.
	<b>Description</b> : Reset value of Standard Speed I2C Clock SCL High Count register ( $IC\_SS\_SCL\_HCNT$ ). The value must be calculated based on the I <sup>2</sup> C data rate desired and I <sup>2</sup> C clock frequency. For more information, see the $IC\_SS\_SCL\_HCNT$ register on page 113.

Table 8:	Top-Level	Parameters	(Continued)
----------	-----------	------------	-------------

coreConsultant Field Label	Parameter Definition
Std speed SCL low count is?	Parameter Name: IC_SS_SCL_LOW_COUNT
	Values: Hex value in range 0x0008 to 0xffff
	Default Value: 0x01d6 (470 based on 100 MHz ic_clk)
	<b>Dependencies:</b> This parameter is active when the IC_USE_COUNTS parameter is checked (1); otherwise, this value is automatically calculated using the IC_CLK_PERIOD parameter. If the IC_MAX_SPEED_MODE parameter is set to "fast" or "high", this parameter is irrelevant.
	<b>Description</b> : Reset value of Standard Speed I2C Clock SCL Low Count register ( $IC\_SS\_SCL\_HCNT$ ). Value must be calculated based on I <sup>2</sup> C data rate desired and I <sup>2</sup> C clock frequency. For more information, see $IC\_SS\_SCL\_LCNT$ register on page 115. When parameter IC_USE_COUNTS = 0, this parameter is automatically calculated using the IC CLK PERIOD parameter.
Fast Speed Mode	
Fast speed SCL high count is?	Parameter Name: IC ES SCL HIGH COUNT
	<b>Values:</b> Hex value in range 0x0006 to 0xffff
	<b>Default Value:</b> 0x003c (60 based on 100 MHz ic_clk)
	<b>Dependencies:</b> This parameter is active when the IC_USE_COUNTS parameter is checked (1); otherwise, this value is automatically calculated using the IC_CLK_PERIOD parameter. If the IC_MAX_SPEED_MODE parameter is set to "standard" or "high", this parameter is irrelevant.
	<b>Description</b> : Reset value of Fast Speed I2C Clock SCL High Count register ( $IC\_FS\_SCL\_HCNT$ ). Value must be calculated based on I <sup>2</sup> C data rate desired and I <sup>2</sup> C clock frequency. For more information, see $IC\_FS\_SCL\_HCNT$ register on page 116.
Fast speed SCL low count is?	Parameter Name: IC_FS_SCL_LOW_COUNT
	Values: Hex value in range 0x0008 to 0xffff
	Default Value: 0x0082 (130 based on 100 MHz ic_clk)
	<b>Dependencies:</b> This parameter is active when the IC_USE_COUNTS parameter is checked (1); otherwise, this value is automatically calculated using the IC_CLK_PERIOD parameter. If the IC_MAX_SPEED_MODE parameter is set to "standard" or "high" this parameter is irrelevant.
	<b>Description</b> : Reset value of Fast Speed I2C Clock SCL Low Count register ( <i>IC_FS_SCL_LCNT</i> ). Value must be calculated based on I <sup>2</sup> C data rate and I2C clock frequency. For more information, see the <i>IC_FS_SCL_LCNT</i> register on page 118.
High Speed Mode	
For high speed mode systems the	Parameter Name: IC_CAP_LOADING
I <sup>2</sup> C bus loading is? (pF)	<b>Values:</b> 100 or 400
	Default Value: 100
	<b>Dependencies:</b> This parameter is not present in non-high speed mode systems (IC_MAX_SPEED_MODE != high).
	<b>Description</b> : For high-speed mode, the bus loading affects the high and low pulse width of SCL.

coreConsultant Field Label	Parameter Definition
High speed SCL high count is?	Parameter Name: IC_HS_SCL_HIGH_COUNT
	Values: Hex value in range 0x0006 to 0xffff
	<b>Default Value:</b> 0x006 (6 based on 100 MHz ic_clk, 400pF bus loading)
	<b>Dependencies:</b> This parameter is active when the IC_USE_COUNTS parameter is checked (1); otherwise, this value is automatically calculated using the IC_CLK_PERIOD parameter. If the IC_MAX_SPEED_MODE parameter is set to "standard" or "fast", this parameter is irrelevant.
	<b>Description</b> : Reset value of High Speed I2C Clock SCL High Count register ( $IC_HS\_SCL\_HCNT$ ). Value must be calculated based on I <sup>2</sup> C data rate desired and high speed I <sup>2</sup> C clock frequency. For more information, see $IC\_HS\_SCL\_HCNT$ register on page 120.
High speed SCL low count is?	Parameter Name: IC_HS_SCL_LOW_COUNT
	Values: Hex value in range 0x0008 to 0xffff
	<b>Default Value:</b> 0x0010 (16 based on 100 MHz ic_clk, 400pF bus loading)
	<b>Dependencies:</b> This parameter is active when the IC_USE_COUNTS parameter is checked (1); otherwise, this value is automatically calculated using the IC_CLK_PERIOD parameter. If the IC_MAX_SPEED_MODE parameter is set to "standard" or "fast", this parameter is irrelevant.
	<b>Description</b> : Reset value of High Speed I2C Clock SCL Low Count register ( <i>IC_HS_SCL_LCNT</i> ). The value must be calculated based on I2C data rate and I2C clock frequency. For more information, see <i>IC_HS_SCL_LCNT</i> register on page 122.
Additional Features	
Allow dynamic updating of the	Parameter Name: I2C_DYNAMIC_TAR_UPDATE
TAR address?	Values: Unchecked (0) or Checked (1)
	<b>Default Value:</b> Unchecked (0)
	Dependencies: None
	<b>Description:</b> When checked, allows the <i>IC_TAR</i> register to be updated dynamically even while the slave interface of DW_apb_i2c is involved in an I <sup>2</sup> C transfer. The setting of this parameter affects the operation of DW_apb_i2c when it is in master mode. For more details, see "Master Mode Operation" on page 60.

coreConsultant Field Label	Parameter Definition
Enable register to generate NACKs	Parameter Name: IC_SLV_DATA_NACK_ONLY
for data received by Slave?	Values: Unchecked (0) or Checked (1)
	<b>Default Value:</b> Unchecked (0)
	Dependencies: None
	<b>Description:</b> Enables an additional register to control whether DW_apb_i2c generates a NACK after a data byte has been transferred to it. This NACK generation only occurs when DW_apb_i2c is a slave-receiver. If this register is set to a value of 1, it can only generate a NACK after a data byte is received; hence, the data transfer is aborted and the data received is not pushed to the receive buffer.
	When the register is set to a value of 0, it generates NACK/ACK, depending on normal criteria. If this option is selected, the default value of the $IC\_SLV\_DATA\_NACK\_ONLY$ register is always 0. The register must be explicitly programmed to a value of 1 if NACKs are to be generated. The register can only be written to successfully if DW_apb_i2c is disabled (IC_ENABLE[0] = 0) or the slave part is inactive (IC_STATUS[6] = 0).

Table 8: Top-Level Parameters (Continued)

The following table includes parameters that are derived from the user selected parameters in coreConsultant.

Table 9:	Derived	Constants
----------	---------	-----------

Parameter	Legal Range	Description
TX_ABW	1 to 8 Default: 3	Transmit data width of FIFO (for writes).
RX_ABW	1 to 8 Default: 3	Receive data width of FIFO (for reads)

These constants in Table 9 are derived using the following equation:

X= IC\_TX\_BUFFER\_DEPTH

 ${\rm Log}_2\,({\rm IC}_{\rm TX}_{\rm BUFFER}_{\rm DEPTH})$  rounded up to the nearest integer

# 5 Signals

The following subsections describe the DW\_apb\_i2c I/O signals:

- "DW\_apb\_i2c Interface Diagram" on page 86
- "I/O Connections" on page 87
- "DW\_apb\_i2c Signal Descriptions" on page 88

#### 了 Note -

There are references to both hardware parameters and software registers throughout this chapter. Both hare prefixed with an IC\_\*. However, the software registers are distinguished by italics. For instance, IC\_MAX\_SPEED\_MODE is a hardware parameter and configured once using Synopsys coreConsultant, whereas *IC\_ENABLE* is a software register that enables the DW\_apb\_i2c.

# DW\_apb\_i2c Interface Diagram

Figure 25 shows the interface diagram for DW\_apb\_i2c.



\* These signals in italics are optional depending on configuration parameters set in coreAssembler or coreConsultant.

w = 8, 16, or 32 corresponding to  $APB_DATA_WIDTH$ 

Signals in red are registered. For more information about these signals, refer to Table 10 on page 88.

### Figure 25: DW\_apb\_i2c Interface Diagram

# **I/O Connections**

As illustrated in Figure 26, the I<sup>2</sup>C interface consists of two wires, a clock (SCL) and data (SDA). For high-speed systems, the names are SCLH and SDAH. For high-speed mode, a current source pull-up may be used on the SCLH line. It is enabled during some active master transactions. The SDA and SDAH connections are the same at any speed. There are no special connections required for the DesignWare AMBA APB slave interface side of the DW\_apb\_i2c.



Figure 26: I/O Connection to I<sup>2</sup>C Interface

# DW\_apb\_i2c Signal Descriptions

Table 10 identifies the signals that are associated with the DW\_apb\_i2c. The signals in italics are optional depending on configuration parameter settings. The debug signals give visibility to the internals of the DW\_apb\_i2c design. They are used only for observation and serve no other purpose.

#### 🛵 Note -

The **Input/Output Delay** fields in the Description column list the default external input or output delays. You can change these values by completing the Specify Clocks activity in coreAssembler or coreConsultant. For more information, refer to "Create Gate-Level Netlist" on page 30.

Name	Width	I/O	Description
			APB Slave Interface
pclk	1 bit	In	APB clock for the bus interface unit. <b>NOTE:</b> ic_clk frequency must be greater than or equal to pclk frequency. <b>Active State:</b> N/A <b>Synchronous to:</b> The configuration parameter IC_CLK_TYPE indicates the relationship between pclk and ic_clk. It can be asynchronous (1), synchronous (3), or identical (0). For more information about this parameter, refer to page 81. <b>Registered:</b> No <b>Default Input Delay:</b> N/A
presetn	1 bit	In	An APB interface domain reset. Active State: Low Synchronous to: The signal is asserted asynchronously, but is deasserted synchronously after the rising edge of pclk. The synchronization must be provided external to this component. Registered: No Default Input Delay: 30%
psel	1 bit	In	<ul> <li>APB peripheral select that lasts for two pclk cycles. When asserted, indicates that the peripheral has been selected for a read/write operation.</li> <li>Active State: High</li> <li>Synchronous to: pclk</li> <li>Registered: No</li> <li>Default Input Delay: 30%</li> </ul>
penable	1 bit	In	<ul> <li>APB enable control. Asserted for a single pclk cycle and used for timing read/write operations.</li> <li>Active State: High</li> <li>Synchronous to: pclk</li> <li>Registered: No</li> <li>Default Input Delay: 30%</li> </ul>

Table 10: DW\_apb\_i2c Signal Description

Name	Width	I/O	Description
pwrite	1 bit	In	APB write control. When high, indicates a write access to the peripheral; when low, indicates a read access. Active State: N/A Synchronous to: pclk Registered: No Default Input Delay: 30%
paddr	7 bits	In	APB address bus. Uses lower 7 bits of the address bus for register decode. Active State: N/A Synchronous to: N/A Registered: No Default Input Delay: 30%
pwdata	w-1:0	In	APB write data bus. Driven by the bus master (DW_ahb to DW_apb bridge) during write cycles. Can be 8, 16, or 32 bits wide depending on APB_DATA_WIDTH parameter. Active State: N/A Synchronous to: N/A Registered: No Default Input Delay: 30%
prdata	w-1:0	Out	APB readback data. Driven by the selected peripheral during read cycles. Can be 8, 16, or 32 bits wide depending on APB_DATA_WIDTH parameter. Active State: N/A Synchronous to: N/A Registered: Yes Default Output Delay: 10%
			I <sup>2</sup> C Interface (Master/Slave)
ic_clk	1 bit	In	<ul> <li>Peripheral clock. DW_apb_i2c runs on this clock and is used to clock transfers in standard, fast, and high-speed mode.</li> <li>NOTE: ic_clk frequency must be greater than or equal to pclk frequency.</li> <li>Active State: N/A</li> <li>Synchronous to: The configuration parameter IC_CLK_TYPE indicates the relationship between pclk and ic_clk. It can be asynchronous (1), synchronous (3), or identical (0). For more information about this parameter, see page 81.</li> <li>Registered: No</li> <li>Default Input Delay: N/A</li> </ul>
ic_rst_n	1 bit	In	I <sup>2</sup> C reset. Used to reset flip-flops that are clocked by the ic_clk clock. Active State: Low Synchronous to: ic_clk Registered: No Default Input Delay: 30%

Table 10: DW\_apb\_i2c Signal Description (Continued)

Name	Width	I/O	Description
ic_clk_oe	1 bit	Out	Outgoing I <sup>2</sup> C clock. Open drain synchronous with ic_clk. Active State: High Synchronous to: ic_clk Registered: Yes Default Output Delay: 30%
ic_clk_in_a	1 bit	In	Incoming I <sup>2</sup> C clock. This is the input SCL signal. Double-registered for metastability synchronisation and glitch-suppressed using 2-out-of-3 majority vote circuit. <b>NOTE:</b> DW_apb_i2c provides filtering on the SDA (ic_data_in_a) and SCL (ic_clk_in_a) inputs, suppressing noise and signal spikes with durations less than one ic_clk period. <b>Active State:</b> High <b>Synchronous to:</b> This signal is asynchronous to ic_clk. <b>Registered:</b> No <b>Default Input Delay:</b> N/A
ic_data_oe	1 bit	Out	Outgoing I <sup>2</sup> C Data. Open Drain Synchronous to ic_clk. Active State: High Synchronous to: ic_clk Registered: Yes Default Output Delay: 30%
ic_data_in_a	1 bit	In	Incoming I <sup>2</sup> C Data. It is the input SDA signal. Double-registered for metastability synchronisation and glitch-suppressed using 2-out-of-3 majority vote circuit. <b>NOTE:</b> DW_apb_i2c provides filtering on the SDA (ic_data_in_a) and SCL (ic_clk_in_a) inputs, suppressing noise and signal spikes with durations less than one ic_clk period. <b>Active State:</b> High <b>Synchronous to:</b> This signal is asynchronous to ic_clk. <b>Registered:</b> No <b>Default Input Delay:</b> N/A
ic_en	1 bit	Out	I <sup>2</sup> C interface enable. Indicates whether DW_apb_i2c is enabled; this signal is set to 0 when the IC_ENABLE register is set to 0 (disabled). Because DW_apb_i2c always finishes its current transfer before turning off ic_en, this signal may be used by a clock generator to control whether the DW_apb_i2c ic_clk is active or inactive. Active State: Low Synchronous to: pclk Registered: Yes Default Output Delay: 30%

Table 10:	DW_a	apb_i2	2c Signal	Description	(Continued)
-----------	------	--------	-----------	-------------	-------------

Name	Width	I/O	Description
ic_current_src_en	1 bit	Out	Optional. Current source pull-up. Controls the polarity of the current source pull-up on the SCLH. This pull-up is used to shorten the rise time on SCLH by activating an user-supplied external current source pull-up circuit. It is disabled after a RESTART condition and after each A/A bit when acting as the active master. This signal enables other devices to delay the serial transfer by stretching the LOW period of the SCLH signal. The active master re-enables its current source pull-up circuit again when all devices have released and the SCLH signal reaches high level, therefore, shortening the last part of the SCLH signal's rise time. Active State: Low Synchronous to: ic_clk Registered: Yes
			Default Output Delay: 30%
			<b>Dependencies:</b> This current source is necessary for only high-speed mode operation. This signal is present only if the configuration parameter IC_MAX_SPEED_MODE = high.
			Interrupts
ic_intr(_n)	1 bit	Out	Optional. Combined interrupt. This signal is included on the interface when the configuration parameter IC_INTR_IO is checked (1) to indicate that only one interrupt line appears on the I/O (as opposed to individual interrupt signals). Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_intr_n signal is included on the interface to indicate active low polarity. Synchronous to: pclk Registered: Yes Default Output Delay: 30%
ic_rx_over_intr(_n)	1 bit	Out	<ul> <li>Optional. Receive buffer overflow interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.</li> <li>When the module is disabled, this interrupt keeps its level until the master or slave state machines go into idle and bit 0 of the <i>IC_ENABLE</i> register is 0. When ic_en goes to 0, this interrupt is cleared.</li> <li>Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_rx_over_intr_n signal is included on the interface to indicate active low polarity.</li> <li>Synchronous to: pclk</li> <li>Registered: Yes</li> <li>Default Output Delay: 30%</li> </ul>

Table 10:	DW_a	pb_i2c	Signal	Description	(Continued)
-----------	------	--------	--------	-------------	-------------

Name	Width	I/O	Description
ic_rx_under_intr(_n)	1 bit	Out	<i>Optional.</i> Receive buffer underflow interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.
			When the module is disabled, this interrupt keeps its level until the master or slave state machines go into idle and bit 0 of the <i>IC_ENABLE</i> register is 0. When ic_en goes to 0, this interrupt is cleared.
			Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_rx_under_intr_n signal is included on the interface to indicate active low polarity
			Synchronous to: pclk
			Registered: Yes
			Derault Output Delay: 30%
ic_tx_over_intr(_n)	1 bit	Out	<i>Optional.</i> Transmit buffer overflow interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.
			when the module is disabled, this interrupt keeps its level until the master or slave state machines go into idle and bit 0 of the <i>IC_ENABLE</i> register is 0. When ic_en goes to 0, this interrupt is cleared.
			Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_tx_over_intr_n signal is included on the interface instead to indicate active low polarity.
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 30%
ic_tx_abrt_intr(_n)	1 bit	Out	<i>Optional.</i> Transmit abort interrupt. <b>Active State:</b> High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_tx_abrt_intr_n signal is included on the interface instead to indicate active low polarity.
			Synchronous to: pclk
			Registered: Yes Default Output Delay: 30%
		1	Delaut Output Delay. 50 /0

Table 10: DW\_apb\_i2c Signal Description (Continued)

Name	Width	I/O	Description
ic_rx_done_intr(_n)	1 bit	Out	<i>Optional.</i> Receive done interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O. <b>Active State:</b> High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_rx_done_intr_n signal is included on the interface instead to indicate active low polarity. <b>Synchronous to:</b> pclk
			Registered: Yes Default Output Delay: 30%
ic_rx_full_intr(_n)	1 bit	Out	<i>Optional.</i> Receive buffer full interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O. When bit 0 of the <i>IC_ENABLE</i> register is 0, the RX FIFO is flushed and held in reset—the RX FIFO is not full—so this ic_rx_full_intr bit is cleared once the ic_enable bit is programmed with a 0, regardless of the activity that continues. <b>Active State:</b> High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_rx_full_intr_n signal is included on the interface instead to indicate active low polarity. <b>Synchronous to:</b> pclk <b>Registered:</b> Yes
ic_rd_req_ intr(_n)	1 bit	Out	Optional. Slave read request interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O. Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_rd_req_intr_n signal is included on the interface instead to indicate active low polarity. Synchronous to: pclk Registered: Yes Default Output Delay: 30%

Table 10:	DW_apb	_i2c Signal	Description	(Continued)
-----------	--------	-------------	-------------	-------------

Name	Width	I/O	Description
ic_tx_empty_intr(_n)	1 bit	Out	<i>Optional.</i> Transmit buffer empty interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.
			When bit 0 of the <i>IC_ENABLE</i> register is 0, the TX FIFO is flushed and held in reset, where it looks like it has no data within it. The ic_tx_empty_intr bit is raised when bit 0 of the <i>IC_ENABLE</i> register is 0, provided there is activity in the master or slave state machines. When there is no longer activity, then this interrupt bit is masked with ic_en.
			Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_tx_empty_intr_n bit is included on the interface instead to indicate active low polarity.
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 30%
<pre>ic_activity_intr(_n)</pre>	1 bit	Out	<i>Optional.</i> I2C activity interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.
			Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_activity_intr_n signal is included on the interface instead to indicate active low polarity.
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 30%
ic_stop_det_intr(_n)	1 bit	Out	<i>Optional.</i> Stop condition detect on I2C interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.
			Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_stop_det_intr_n signal is included on the interface instead to indicate active low polarity.
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 30%

Table 10: DW\_apb\_i2c Signal Description (Continued)

Name	Width	I/O	Description
ic_start_det_intr(_n)	1 bit	Out	<i>Optional.</i> Start condition detect on I2C interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.
			Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_start_det_intr_n signal is included on the interface instead to indicate active low polarity.
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 30%
ic_gen_call_intr(_n)	1 bit	Out	<i>Optional.</i> General Call received interrupt. This signal is included on the interface when the configuration IC_INTR_IO parameter is unchecked (0), which indicates that individual interrupt lines appear on the I/O.
			Active State: High. Polarity is set by the configuration parameter IC_INTR_POL (checked = active high). When IC_INTR_POL is unchecked (0), the ic_gen_call_intr_n signal is included on the interface instead to indicate active low polarity.
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 30%
	(onl re	y prese fer to " <mark>1</mark>	DMA Interface at when configured with DMA interface) DMA Controller Interface" on page 65
dma_tx_req	1 bit	Out	<i>Optional.</i> Transmit FIFO DMA Request. Asserted when the transmit FIFO requires service from the DMA Controller; that is, the transmit FIFO is at or below the watermark level.
			0 – not requesting 1 – requesting
			Software must set up the DMA controller with the number of words to be transferred when a request is made. When using the DW_ahb_dmac, this value is programmed in the SRC_MSIZE field of the CTLx register.
			Active State: High
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 10%

Name	Width	I/O	Description
dma_rx_req	1 bit	Out	<i>Optional</i> . Receive FIFO DMA Request. Asserted when the receive FIFO requires service from the DMA Controller; that is, the receive FIFO is at or above the watermark level.
			0 – not requesting 1 – requesting
			Software must set up the DMA controller with the number of words to be transferred when a request is made. When using the DW_ahb_dmac, this value is programmed in the DEST_MSIZE field of the CTLx register.
			Active State: High Synchronous to: polk
			Registered: Yes
			Default Output Delay: 10%
dma_tx_single	1 bit	Out	<i>Optional</i> . DMA Transmit FIFO Single Signal. This DMA status output informs the DMA Controller that there is at least one free entry in the transmit FIFO. This output does not request a DMA transfer. 0: Transmit FIFO is full
			1: Transmit FIFO is not full
			Active State: High
			Synchronous to: pclk
			Registered: Yes
			Default Output Defay: 10%
dma_rx_single	1 bit	Out	<i>Optional.</i> DMA Receive FIFO Single Signal. This DMA status output informs the DMA Controller that there is at least one valid data entry in the receive FIFO. This output does not request a DMA transfer.
			0: Receive FIFO is empty 1: Receive FIFO is not empty
			Active State: High
			Synchronous to: pclk
			Registered: Yes
			Default Output Delay: 10%
dma_tx_ack	1 bit	In	<i>Optional.</i> DMA Transmit Acknowledgement. Sent by the DMA Controller to acknowledge the end of each APB transfer burst to the transmit FIFO.
			Synchronous to: polk
			Registered: Yes
			Default Input Delay: 50%
dma_rx_ack	1 bit	In	<i>Optional.</i> DMA Receive Acknowledgement. Sent by the DMA controller to acknowledge the end of each APB transfer burst from the receive FIFO.
			Active State: High
			Synchronous to: pclk
			Registered: Yes
			Derault Input Delay: 50%

## Table 10: DW\_apb\_i2c Signal Description (Continued)

Name	Width	I/O	Description				
I <sup>2</sup> C Debug							
debug_s_gen	1 bit	Out	In the master mode of operation, this signal is set to 1 when DW_apb_i2c is driving a START condition on the bus. Active State: Low Synchronous to: N/A Registered: N/A Default Output Delay: N/A				
debug_p_gen	1 bit	Out	In the master mode of operation, this signal is set to 1 when DW_apb_i2c is driving a STOP condition on the bus. Active State: Low Synchronous to: N/A Registered: N/A Default Output Delay: N/A				
debug_data	1 bit	Out	In the master or slave mode of operation, this signal is set to 1 when a byte of data is actively being read or written by DW_apb_i2c. This bit remains 1 until the transaction has completed. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A				
debug_addr	1 bit	Out	In the master or slave mode of operation, this signal is set to 1 when the addressing phase is active on the I <sup>2</sup> C bus. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A				
debug_addr_10bit	1 bit	Out	In the master or slave mode of operation, this signal is set to 1 after a 10-bit address code has been detected. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A				
debug_rd	1 bit	Out	In the master mode of operation, this signal is set to 1 whenever the master is receiving data. This bit remains 1 until the transfer is complete or until the direction changes. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A				

## Table 10: DW\_apb\_i2c Signal Description (Continued)

Name	Width	I/O	Description
debug_wr	1 bit	Out	In the master mode of operation, this signal is set to 1 whenever the master is transmitting data. This bit remains 1 until the transfer is complete or the direction changes. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A
debug_hs	1 bit	Out	In the master mode of operation, this signal is set to 1 when DW_apb_i2c is performing high-speed mode transfers. This bit is set after the high-speed master code is transmitted and remains 1 until the master leaves high-speed mode. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A
debug_master_act	1 bit	Out	This bit is set to 1 when the master module is active. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A
debug_slave_act	1 bit	Out	This bit is set to 1 when the slave module is active. Active State: High Synchronous to: N/A Registered: N/A Default Output Delay: N/A
debug_mst_cstate	5 bits	Out	Master FSM state vector. Active State: N/A Synchronous to: N/A Registered: N/A Default Output Delay: N/A
debug_slv_cstate	3 bit	Out	Slave FSM state vector. Active State: N/A Synchronous to: N/A Registered: N/A Default Output Delay: N/A

Table 10: DW\_apb\_i2c Signal Description (Continued)

# 6 Registers

This section describes the programmable registers of the DW\_apb\_i2c and contains the following sections:

- "Register Memory Map" on page 100
- "Registers and Field Descriptions" on page 104

🔊 Note

There are references to both hardware parameters and software registers throughout this chapter. Parameters and many of the register bits are prefixed with an IC\_\*. However, the software register bits are distinguished in this chapter by italics. For instance, IC\_MAX\_SPEED\_MODE is a hardware parameter and configured once using Synopsys coreConsultant, whereas the *IC\_SLAVE\_DISABLE* bit in the *IC\_CON* register controls whether I2C has its slave disabled.

# **Register Memory Map**

#### 🔊 Note -

A read operation to an address location that contains unused bits results in a 0 value being returned on each of the unused bits.

Shipped with the DW\_apb\_i2c component is an address definition (memory map) C header file. This can be used when the DW\_apb\_i2c is programmed in a C environment. Table 11 provides the details of the DW\_apb\_i2c memory map. Reset values are affected by the configuration parameters specified in Table 8 on page 76.

Name	Address Offset	Width	R/W	Description
IC_CON	0x00	7 bits	R/W or R-only on bit 4	I <sup>2</sup> C Control <b>R/W:</b> If configuration parameter I2C_DYNAMIC_TAR_UPDATE is 0, all bits are Read/Write. If I2C_DYNAMIC_TAR_UPDATE is 1, bit 4 is Read-only. <b>Reset Value:</b> Reset values for the 6 bit fields correspond to the following configuration parameters: 6: IC_SLAVE_DISABLE 5: IC_RESTART_EN 4: IC_10BITADDR_MASTER 3: IC_10BITADDR_SLAVE 2:1:IC_MAX_SPEED_MODE 0: IC_MASTER_MODE
IC_TAR	0x04	12 or 13 bits	R/W	I <sup>2</sup> C Target Address <b>Width:</b> 13, if I2C_DYNAMIC_TAR_UPDATE = 1 12, if I2C_DYNAMIC_TAR_UPDATE = 0 <b>Reset Value:</b> Reset values for the four bit fields correspond to the following: 12: IC_10BITADDR_MASTER configuration parameter 11: 0x0 10: 0x0 9:0: IC_DEFAULT_TAR_SLAVE_ADDR
IC_SAR	0x08	10 bits	R/W	I <sup>2</sup> C Slave Address <b>Reset Value:</b> IC_DEFAULT_SLAVE_ADDR
IC_HS_MADDR	0x0C	3 bits	R/W	I <sup>2</sup> C HS Master Mode Code Address <b>Reset Value:</b> IC_HS_MASTER_CODE

Table 11: Memory Map of DW\_apb\_i2c

## Table 11: Memory Map of DW\_apb\_i2c (Continued)

Name	Address Offset	Width	R/W	Description
IC_DATA_CMD	0x10	9 (writes) 8 (reads)	R/W	I <sup>2</sup> C Rx/Tx Data Buffer and Command <b>Reset Value:</b> 0x0 <b>NOTE:</b> With nine bits required for writes, the DW_apb_i2c requires 16-bit data on the APB bus transfers when writing into the transmit FIFO. Eight-bit transfers remain for reads from the receive FIFO.
IC_SS_SCL_HCNT	0x14	16 bits	R/W	Standard speed I <sup>2</sup> C Clock SCL High Count <b>Reset Value:</b> IC_SS_SCL_HIGH_COUNT
IC_SS_SCL_LCNT	0x18	16 bits	R/W	Standard speed I <sup>2</sup> C Clock SCL Low Count <b>Reset Value:</b> IC_SS_SCL_LOW_COUNT
IC_FS_SCL_HCNT	0x1C	16 bits	R/W	Fast speed I <sup>2</sup> C Clock SCL High Count Reset Value: IC_FS_SCL_HIGH_COUNT
IC_FS_SCL_LCNT	0x20	16 bits	R/W	Fast speed I <sup>2</sup> C Clock SCL Low Count Reset Value: IC_FS_SCL_LOW_COUNT
IC_HS_SCL_HCNT	0x24	16 bits	R/W	High speed I <sup>2</sup> C Clock SCL High Count <b>Reset Value:</b> IC_HS_SCL_HIGH_COUNT
IC_HS_SCL_LCNT	0x28	16 bits	R/W	High speed I <sup>2</sup> C Clock SCL Low Count Reset Value: IC_HS_SCL_LOW_COUNT
IC_INTR_STAT	0x2C	12 bits	R	I <sup>2</sup> C Interrupt Status <b>Reset Value:</b> 0x0
IC_INTR_MASK	0x30	12 bits	R/W	I <sup>2</sup> C Interrupt Mask Reset Value: 12'h8ff
IC_RAW_INTR_STAT	0x34	12 bits	R	I <sup>2</sup> C Raw Interrupt Status Reset Value: 0x0
IC_RX_TL	0x38	8 bits	R/W	I <sup>2</sup> C Receive FIFO Threshold <b>Reset Value:</b> IC_RX_TL configuration parameter
IC_TX_TL	0x3C	8 bits	R/W	I <sup>2</sup> C Transmit FIFO Threshold <b>Reset Value:</b> IC_TX_TL configuration parameter
IC_CLR_INTR	0x40	1 bit	R	Clear Combined and Individual Interrupts <b>Reset Value:</b> 0x0
IC_CLR_RX_UNDER	0x44	1 bit	R	Clear RX_UNDER Interrupt Reset Value: 0x0
IC_CLR_RX_OVER	0x48	1 bit	R	Clear RX_OVER Interrupt Reset Value: 0x0

Name	Address Offset	Width	R/W	Description
IC_CLR_TX_OVER	0x4C	1 bit	R	Clear TX_OVER Interrupt Reset Value: 0x0
IC_CLR_RD_REQ	0x50	1 bit	R	Clear RD_REQ Interrupt Reset Value: 0x0
IC_CLR_TX_ABRT	0x54	1 bit	R	Clear TX_ABRT Interrupt Reset Value: 0x0
IC_CLR_RX_DONE	0x58	1 bit	R	Clear RX_DONE Interrupt Reset Value: 0x0
IC_CLR_ACTIVITY	0x5c	1 bit	R	Clear ACTIVITY Interrupt Reset Value: 0x0
IC_CLR_STOP_DET	0x60	1 bit	R	Clear STOP_DET Interrupt Reset Value: 0x0
IC_CLR_START_DET	0x64	1 bit	R	Clear START_DET Interrupt Reset Value: 0x0
IC_CLR_GEN_CALL	0x68	1 bit	R	Clear GEN_CALL Interrupt Reset Value: 0x0
IC_ENABLE	0x6C	1 bit	R/W	I <sup>2</sup> C Enable <b>Reset Value:</b> 0x0
IC_STATUS	0x70	7 bits	R	I <sup>2</sup> C Status register <b>Reset Value:</b> 0x6
IC_TXFLR	0x74	TX_ABW +1	R	Transmit FIFO Level Register <b>Reset Value:</b> 0x0
IC_RXFLR	0x78	RX_ABW +1	R	Receive FIFO Level Register Reset Value: 0x0
Reserved	0x7C			
IC_TX_ABRT_SOURCE	0x80	16 bits	R/W	I <sup>2</sup> C Transmit Abort Status Register <b>Reset Value:</b> 0x0
IC_SLV_DATA_NACK_ONLY	0x84	1 bit	R/W	Generate SLV_DATA_NACK Register Reset Value: 0x0
IC_DMA_CR	0x88	2 bits	R/W	DMA Control Register for transmit and receive handshaking interface <b>Reset Value:</b> 0x0
IC_DMA_TDLR	0x8c	TX_ABW	R/W	DMA Transmit Data Level Reset Value: 0x0
IC_DMA_RDLR	0x90	RX_ABW	R/W	DMA Receive Data Level Reset Value: 0x0

## Table 11: Memory Map of DW\_apb\_i2c (Continued)

Name	Address Offset	Width	R/W	Description
IC_SDA_SETUP	0x94	8 bits	R/W	I <sup>2</sup> C SDA Setup Register <b>Reset Value:</b> IC_DEFAULT_SDA_SETUP configuration parameter
IC_ACK_GENERAL_CALL	0x98	1 bit	R/W	I <sup>2</sup> C ACK General Call Register <b>Reset Value:</b> IC_DEFAULT_ACK_GENERAL_CALL configuration parameter
IC_ENABLE_STATUS	0x9C	3 bits	R	I <sup>2</sup> C Enable Status Register <b>Reset Value:</b> 0x0
IC_COMP_PARAM_1	0xf4	32 bits	R	Component Parameter Register <b>Reset Value:</b> Reset value depends on configuration parameters. For more information on component parameters and the values therefore set by them, refer to Table 8 on page 76.
IC_COMP_VERSION	0xf8	32 bits	R	Component Version ID <b>Reset Value:</b> See the releases table in the <i>DW_apb_i2c Release Notes</i>
IC_COMP_TYPE	0xfc	32 bits	R	DesignWare Component Type Register <b>Reset Value:</b> 0x44570140

## Table 11: Memory Map of DW\_apb\_i2c (Continued)

# **Registers and Field Descriptions**

This section describes the registers listed in Table 11 on page 100. Registers are on the pclk domain, but status bits reflect actions that occur in the ic\_clk domain. Therefore, there is delay when the pclk register reflects the activity that occurred on the ic\_clk side.

Some registers may be written only when the DW\_apb\_i2c is disabled, programmed by the *IC\_ENABLE* register. Software should not disable the DW\_apb\_i2c while it is active. If the DW\_apb\_i2c is in the process of transmitting when it is disabled, it stops as well as deletes the contents of the transmit buffer after the current transfer is complete. The slave continues receiving until the remote master aborts the transfer, in which case the DW\_apb\_i2c could be disabled. Registers that cannot be written to when the DW\_apb\_i2c is enabled are indicated in their descriptions.

Unless the clocks pclk and ic\_clk are identical (IC\_CLK\_TYPE = 0), there is a two-register delay for synchronous and asynchronous modes.

### IC\_CON

- Name: I<sup>2</sup>C Control Register
- Size: 7 bits
- Address Offset: 0x00
- Read/Write Access:

If configuration parameter I2C\_DYNAMIC\_TAR\_UPDATE = 0, all bits are Read/Write. If I2C\_DYNAMIC\_TAR\_UPDATE = 1, bit 4 is Read-only.

This register can be written only when the DW\_apb\_i2c is disabled, which corresponds to the IC\_ENABLE register being set to 0. Writes at other times have no effect.



Bits	Name	R/W	Description
15:7	Reserved	N/A	Reserved.
6	IC_SLAVE_DISABLE	R/W	This bit controls whether I <sup>2</sup> C has its slave disabled, which means once the presetn signal is applied, then this bit takes on the value of the configuration parameter IC_SLAVE_DISABLE. You have the choice of having the slave enabled or disabled after reset is applied, which means software does not have to configure the slave. By default, the slave is always enabled (in reset state as well). If you need to disable it after reset, set this bit to 1. If this bit is set (slave is disabled), DW_apb_i2c functions only as a master and does not perform any action that requires a slave. 0: slave is enabled 1: slave is disabled <b>Reset value:</b> IC_SLAVE_DISABLE configuration parameter <b>NOTE</b> : Software should ensure that if this bit is written with '0,' then bit 0 should also be written with a '0'.
5	IC_RESTART_EN	R/W	<ul> <li>Determines whether RESTART conditions may be sent when acting as a master. Some older slaves do not support handling RESTART conditions; however, RESTART conditions are used in several DW_apb_i2c operations.</li> <li>0: disable</li> <li>1: enable</li> <li>When RESTART is disabled, the master is prohibited from performing the following functions: <ul> <li>Change direction within a transfer (split)</li> <li>Send a START BYTE</li> <li>High-speed mode operation</li> <li>Combined format transfers in 7-bit addressing modes</li> <li>Read operation with a 10-bit address</li> <li>Send multiple bytes per transfer</li> </ul> </li> <li>By replacing RESTART condition, split operations are broken down into multiple DW_apb_i2c transfers. If the above operations are performed, it will result in setting bit 6 (<i>TX_ABRT</i>) of the <i>IC_RAW_INTR_STAT</i> register.</li> </ul>
			performed, it will result in setting bit 6 ( <i>TX_ABRT</i> ) of th <i>IC_RAW_INTR_STAT</i> register. <b>Reset value:</b> IC_RESTART_EN configuration paramete

Bits	Name	R/W	Description
4	IC_10BITADDR_MASTER or IC_10BITADDR_MASTER_ rd_only	R/W or R	If the I2C_DYNAMIC_TAR_UPDATE configuration parameter is set to "No" (0), this bit is named <i>IC_10BITADDR_MASTER</i> and controls whether the DW_apb_i2c starts its transfers in 7- or 10-bit addressing mode when acting as a master. If I2C_DYNAMIC_TAR_UPDATE is set to "Yes" (1), the function of this bit is handled by bit 12 of <i>IC_TAR</i> register, and becomes a read-only copy called <i>IC_10BITADDR_MASTER_rd_only</i> . 0: 7-bit addressing 1: 10-bit addressing <b>Dependencies:</b> If I2C_DYNAMIC_TAR_UPDATE = 1, then this bit is read-only. If I2C_DYNAMIC_TAR_UPDATE = 0, then this bit can be read or write. <b>Reset value:</b> IC_10BITADDR_MASTER configuration parameter
3	IC_10BITADDR_SLAVE	R/W	<ul> <li>When acting as a slave, this bit controls whether the DW_apb_i2c responds to 7- or 10-bit addresses.</li> <li>0: 7-bit addressing. The DW_apb_i2c ignores transactions that involve 10-bit addressing; for 7-bit addressing, only the lower 7 bits of the IC_SAR register are compared.</li> <li>1: 10-bit addressing. The DW_apb_i2c responds to only 10-bit addressing transfers that match the full 10 bits of the IC_SAR register.</li> <li>Reset value: IC_10BITADDR_SLAVE configuration parameter</li> </ul>
L'II	Note Bits 3 and 4 of this register ca which format is required for t 10-bit addressing and slave m	n be pro he transf ode can	grammed differently and in any combination depending on fers. For example, master mode can be configured with be configured with 7-bit addressing.
2:1	SPEED	R/W	These bits control at which speed the DW_apb_i2c operates; its setting is relevant only if one is operating the DW_apb_i2c in master mode. Hardware protects against illegal values being programmed by software. This register should be programmed only with a value in the range of 1 to IC_MAX_SPEED_MODE; otherwise, hardware updates this register with the value of IC_MAX_SPEED_MODE. 1: standard mode (100 kbit/s) 2: fast mode (400 kbit/s) 3: high speed mode (3.4 Mbit/s) <b>Reset value:</b> IC_MAX_SPEED_MODE configuration
0	MASTER_MODE	R/W	This bit controls whether the DW_apb_i2c master is enabled. 0: master disabled 1: master enabled <b>Reset value:</b> IC_MASTER_MODE configuration parameter <b>NOTE</b> : Software should ensure that if this bit is written with '1,' then bit 6 should also be written with a '1'.



Because the DW\_apb\_i2c should only be used either as an I<sup>2</sup>C master or I<sup>2</sup>C slave (but not both) at any one time, care should be taken in software that certain combinations of the two bits IC\_SLAVE\_DISABLE and IC\_MASTER\_MODE are not programmed into the "IC\_CON" on page 104 register. In particular, IC\_SLAVE\_DISABLE and IC\_MASTER\_MODE must not be set to '0' and '1,' respectively at any given time.

### IC\_TAR

- Name: I<sup>2</sup>C Target Address Register
- Size: 12 bits or 13 bits; 13 bits only when I2C\_DYNAMIC\_TAR\_UPDATE = 1
- Address Offset: 0x04
- Read/Write Access: Read/Write

If the configuration parameter I2C\_DYNAMIC\_TAR\_UPDATE is set to "No" (0), this register is 12 bits wide, and bits 15:12 are reserved. This register can be written to only when IC\_ENABLE is set to 0.

However, if I2C\_DYNAMIC\_TAR\_UPDATE = 1, then the register becomes 13 bits wide. All bits can be dynamically updated as long as any set of the following conditions are true:

- DW\_apb\_i2c is NOT enabled (IC\_ENABLE is set to 0); or
- DW\_apb\_i2c is enabled (IC\_ENABLE=1); AND DW\_apb\_i2c is NOT engaged in any Master (tx, rx) operation (IC\_STATUS[5]=0); AND DW\_apb\_i2c is enabled to operate in Master mode (IC\_CON[0]=1); AND there are NO entries in the TX FIFO (IC\_STATUS[2]=1)



Bits	Name	R/W	Description
15:13	Reserved	N/A	Reserved.
12	IC_10BITADDR_MASTER	R/W	This bit controls whether the DW_apb_i2c starts its transfers in 7- or 10-bit addressing mode when acting as a master. 0: 7-bit addressing 1: 10-bit addressing <b>Dependencies:</b> This bit exists in this register only if the I2C_DYNAMIC_TAR_UPDATE configuration parameter is set to "Yes" (1). <b>Reset value:</b> IC_10BITADDR_MASTER configuration parameter
11	SPECIAL	R/W	This bit indicates whether software performs a General Call or START BYTE command. 0: ignore bit 10 GC_OR_START and use IC_TAR normally 1: perform special I <sup>2</sup> C command as specified in GC_OR_START bit <b>Reset value:</b> 0x0
Bits	Name	R/W	Description
------	-------------	-----	--
10	GC_OR_START	R/W	If bit 11 ( <i>SPECIAL</i> ) is set to 1, then this bit indicates whether a General Call or START byte command is to be performed by the DW_apb_i2c.
			<ul> <li>0: General Call Address – after issuing a General Call, only writes may be performed. Attempting to issue a read command results in setting bit 6 (TX_ABRT) of the <i>IC_RAW_INTR_STAT</i> register. The DW_apb_i2c remains in General Call mode until the <i>SPECIAL</i> bit value (bit 11) is cleared.</li> <li>1: START BYTE</li> <li><b>Reset value:</b> 0x0</li> </ul>
9:0	IC_TAR	R/W	This is the target address for any master transaction. When transmitting a General Call, these bits are ignored. To generate a START BYTE, the CPU needs to write only once into these bits.
			<b>Reset value:</b> IC_DEFAULT_TAR_SLAVE_ADDR configuration parameter
			If the <i>IC_TAR</i> and <i>IC_SAR</i> are the same, loopback exists but the FIFOs are shared between master and slave, so full loopback is not feasible. Only one direction loopback mode is supported (simplex), not duplex. A master cannot transmit to itself; it can transmit to only a slave.

# J Note -

# IC\_SAR

- Name: I<sup>2</sup>C Slave Address Register
- Size: 10 bits
- Address Offset: 0x08
- Read/Write Access: Read/Write



Bits	Name	R/W	Description
15:10	Reserved	N/A	Reserved.
9:0	IC_SAR	R/W	<ul> <li>The IC_SAR holds the slave address when the I<sup>2</sup>C is operating as a slave. For 7-bit addressing, only IC_SAR[6:0] is used.</li> <li>This register can be written only when the I<sup>2</sup>C interface is disabled, which corresponds to the <i>IC_ENABLE</i> register being set to 0. Writes at other times have no effect.</li> <li>Note</li> <li>The default values cannot be any of the reserved address locations: that is, 0x00 to 0x07, or 0x78 to 0x7f. The correct operation of the device is not guaranteed if you program the <i>IC_SAR</i> or <i>IC_TAR</i> to a reserved value. Refer to Table 7 on page 51 for a complete list of these reserved values.</li> <li>Reset value: IC_DEFAULT_SLAVE_ADDR configuration parameter</li> </ul>

# J Note -

#### IC\_HS\_MADDR

- Name: I<sup>2</sup>C High Speed Master Mode Code Address Register
- Size: 3 bits
- Address Offset: 0x0c
- Read/Write Access: Read/Write



Bits	Name	R/W	Description
15:3	Reserved	N/A	Reserved.
2:0	IC_HS_MAR	R/W	This bit field holds the value of the I <sup>2</sup> C HS mode master code. HS-mode master codes are reserved 8-bit codes (00001xxx) that are not used for slave addressing or other purposes. Each master has its unique master code; up to eight high-speed mode masters can be present on the same I <sup>2</sup> C bus system. Valid values are from 0 to 7. This register goes away and becomes read-only returning 0's if the IC_MAX_SPEED_MODE configuration parameter is set to either Standard (1) or Fast (2).
			This register can be written only when the I <sup>2</sup> C interface is disabled, which corresponds to the <i>IC_ENABLE</i> register being set to 0. Writes at other times have no effect. <b>Reset value:</b> IC_HS_MASTER_CODE configuration parameter



## IC\_DATA\_CMD

- Name: I<sup>2</sup>C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO
- Size: 9 bits (writes) 8 bits (reads)
- Address Offset: 0x10
- Read/Write Access: Read/Write



Bits	Name	R/W	Description			
15:9	Reserved	N/A	Reserved			
8	CMD	R/W	This bit controls whether a read or a write is performed. This bit does not control the direction when the DW_apb_i2c acts as a slave. It controls only the direction when it acts as a master. 1 = P  cont			
			) = Write			
			When a command is entered in the TX FIFO, this bit distinguishes the write and read commands. In slave-receiver mode, this bit is a "don't care" because writes to this register are not required. In slave-transmitter mode, a "0" indicates that CPU data is to be transmitted and as DAT or <i>IC_DATA_CMD</i> [7:0].			
			When programming this bit, you should remember the following: attempting to perform a read operation after a General Call command has been sent results in a <i>TX_ABRT</i> interrupt (bit 6 of the <i>IC_RAW_INTR_STAT</i> register), unless bit 11 ( <i>SPECIAL</i> ) in the <i>IC_TAR</i> register has been cleared.			
			If a "1" is written to this bit after receiving a <i>RD_REQ</i> interrupt, then a <i>TX_ABRT</i> interrupt occurs.			
			<b>NOTE:</b> It is possible that while attempting a master I <sup>2</sup> C read transfer on DW_apb_i2c, a RD_REQ interrupt may have occurred simultaneously due to a emote I <sup>2</sup> C master addressing DW_apb_i2c. In this type of scenario, DW_apb_i2c gnores the IC_DATA_CMD write, generates a TX_ABRT interrupt, and waits to ervice the RD_REQ interrupt. For more details, see "Operation Modes" on page 56.			
			Reset value: 0x0			
7:0	DAT	R/W	This register contains the data to be transmitted or received on the I <sup>2</sup> C bus. If you are writing to this register and want to perform a read, bits 7:0 ( <i>DAT</i> ) are ignored by the DW_apb_i2c. However, when you read this register, these bits return the value of data received on the DW_apb_i2c interface. <b>Reset value:</b> $0x0$			

#### IC\_SS\_SCL\_HCNT

- Name: Standard Speed I<sup>2</sup>C Clock SCL High Count Register
- Size: 16 bits
- Address Offset: 0x14
- **Read/Write Access:** Read/Write

	15	:0
IC_SS_SCL_HCNT -		

Bits	Name	R/W	Description
15:0	IC_SS_SCL_HCNT	R/W <sup>1</sup>	This register must be set before any $I^2C$ bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock high-period count for standard speed. The table below shows some sample $IC\_SS\_SCL\_HCNT$ calculations. These values apply only if the ic_clk is set to the given frequency in the table.
			This register can be written only when the I <sup>2</sup> C interface is disabled which corresponds to the $IC\_ENABLE$ register being set to 0. Writes at other times have no effect.
			The minimum valid value is 6; hardware prevents values less than this being written, and if attempted results in 6 being set. For designs with APB_DATA_WIDTH = 8, the order of programming is important to ensure the correct operation of the DW_apb_i2c. The lower byte must be programmed first. Then the upper byte is programmed.
			When the configuration parameter IC_HC_COUNT_VALUES is set to 1, this register is read only.
			<b>NOTE:</b> This register must not be programmed to a value higher than 65525, because DW_apb_i2c uses a 16-bit counter to flag an I <sup>2</sup> C bus idle condition when this counter reaches a value of IC_SS_SCL_HCNT + 10. <b>Reset value:</b> IC_SS_SCL_HIGH_COUNT configuration parameter
<sup>1</sup> Rea	ad-only if IC_HC_CO	UNT_VA	ALUES = 1.

# J Note -

The following table contains minimum values; combining both Low and High settings does not result in the correct baud rate, but rather a higher baud rate. The user should increase the value programmed into the *IC\_SS\_SCL\_HCNT* register so that the correct, compliant I<sup>2</sup>C speed is achieved.

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL High required min (µs)	Minimum H_CNT	Actual SCL High Time (μs)
100	3	4	6	4.67
100	5	4	12	4.00
100	10	4	32	4.00
100	15	4	52	4.00
100	20	4	72	4.00

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL High required min (µs)	Minimum H_CNT	Actual SCL High Time (μs)
100	50	4	192	4.00
100	100	4	392	4.00

# J Note -

### IC\_SS\_SCL\_LCNT

- Name: Standard Speed I<sup>2</sup>C Clock SCL Low Count Register
- Size: 16 bits
- Address Offset: 0x18
- Read/Write Access: Read/Write

	15	:0
IC_SS_SCL_LCNT -		

Bits	Name	R/W	Description
15:0	IC_SS_SCL_LCNT	R/W <sup>1</sup>	This register must be set before any I <sup>2</sup> C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock low period count for standard speed. The table below shows some sample <i>IC_SS_SCL_LCNT</i> calculations. These values apply only if the ic_clk is set to the given frequency in the table.
			This register can be written only when the I <sup>2</sup> C interface is disabled which corresponds to the <i>IC_ENABLE</i> register being set to 0. Writes at other times have no effect.
			The minimum valid value is 8; hardware prevents values less than this being written, and if attempted, results in 8 being set. For designs with APB_DATA_WIDTH = 8, the order of programming is important to ensure the correct operation of DW_apb_i2c. The lower byte must be programmed first, and then the upper byte is programmed. When the configuration parameter IC HC COUNT VALUES is set to 1,
			this register is read only.
			<b>Reset value</b> : IC_SS_SCL_LOW_COUNT configuration parameter
<sup>1</sup> Rea	ad-only if IC_HC_COU	JNT_VA	LUES = 1.

# J Note

The following table contains minimum values; combining both Low and High settings does not result in the correct baud rate, but rather a higher baud rate. You should increase the value programmed into the *IC\_SS\_SCL\_LCNT* register so that the correct required I<sup>2</sup>C speed is achieved.

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL Low required min (µs)	Minimum L_CNT	Actual SCL Low Time (µs)
100	3	4.7	14	5.00
100	5	4.7	23	4.80
100	10	4.7	46	4.70
100	15	4.7	70	4.73
100	20	4.7	93	4.70
100	50	4.7	234	4.70
100	100	4.7	469	4.70

### 🛵 Note -

It is not necessary to perform any write to this register if DW\_apb\_i2c is enabled as an I<sup>2</sup>C slave only.

## IC\_FS\_SCL\_HCNT

- Name: Fast Speed I<sup>2</sup>C Clock SCL High Count Register
- Size: 16 bits
- Address Offset: 0x1c
- Read/Write Access: Read/Write

15	5:0

#### IC\_FS\_SCL\_HCNT -

Bits	Name	R/W	Description
15:0	IC_FS_SCL_HCNT	R/W <sup>1</sup>	This register must be set before any I <sup>2</sup> C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock high-period count for fast speed. It is used in high-speed mode to send the Master Code and START BYTE or General CALL. The table below shows some sample <i>IC_FS_SCL_HCNT</i> calculations. These values apply only if the ic_clk is set to the given frequency in the table.
			This register goes away and becomes read-only returning 0s if IC_MAX_SPEED_MODE = standard. This register can be written only when the I <sup>2</sup> C interface is disabled, which corresponds to the <i>IC_ENABLE</i> register being set to 0. Writes at other times have no effect.
			The minimum valid value is 6; hardware prevents values less than this being written, and if attempted results in 6 being set. For designs with APB_DATA_WIDTH == 8 the order of programming is important to ensure the correct operation of the DW_apb_i2c. The lower byte must be programmed first. Then the upper byte is programmed.
			When the configuration parameter IC_HC_COUNT_VALUES is set to 1, this register is read only.
			<b>Reset value:</b> IC_FS_SCL_HIGH_COUNT configuration parameter
1 Re	ad-only if IC HC CO	UNT VA	ALUES = 1.

# J Note -

The following table contains minimum values; combining both Low and High settings does not result in the correct baud rate, but rather a higher baud rate. The user should increase the value programmed into the *IC\_FS\_SCL\_HCNT* register so that the correct required I<sup>2</sup>C speed is achieved.

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL High required min (µs)	Minimum H_CNT	Actual SCL High Time (µs)
400	15	0.6	6	0.93
400	20	0.6	6	0.70

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL High required min (µs)	Minimum H_CNT	Actual SCL High Time (μs)
400	50	0.6	22	0.60
400	100	0.6	52	0.60
400	150	0.6	82	0.60

# J Note -

# IC\_FS\_SCL\_LCNT

- Name: Fast Speed I<sup>2</sup>C Clock SCL Low Count Register
- Size: 16 bits
- Address Offset: 0x20
- **Read/Write Access:** Read/Write

	15:0	
IC_FS_SCL_LCNT -		

Bits	Name	R/W	Description
15:0	IC_FS_SCL_LCNT	R/W <sup>1</sup>	This register must be set before any I <sup>2</sup> C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock low period count for fast speed. It is used in high-speed mode to send the Master Code and START BYTE or General CALL. The table below shows some sample <i>IC_FS_SCL_LCNT</i> calculations. These values apply only if the ic_clk is set to the given frequency in the table. This register goes away and becomes read-only returning 0s if
			IC_MAX_SPEED_MODE = standard.
			This register can be written only when the I <sup>2</sup> C interface is disabled, which corresponds to the <i>IC_ENABLE</i> register being set to 0. Writes at other times have no effect.
			The minimum valid value is 8; hardware prevents values less than this being written, and if attempted results in 8 being set. For designs with APB_DATA_WIDTH = 8 the order of programming is important to ensure the correct operation of the DW_apb_i2c. The lower byte must be programmed first. Then the upper byte is programmed. If the value is less than 8 then the count value gets changed to 8.
			When the configuration parameter IC_HC_COUNT_VALUES is set to 1, this register is read only.
			<b>Reset value:</b> IC_FS_SCL_LOW_COUNT configuration parameter
<sup>1</sup> Re	ad-only if IC_HC_COU	UNT_VA	ALUES = 1.

# J Note -

The following table contains minimum values; combining both Low and High settings does not result in the correct baud rate, but rather a higher baud rate. The user should increase the value programmed into the *IC\_FS\_SCL\_LCNT* register so that the correct required I<sup>2</sup>C speed is achieved.

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL Low required min (µs)	Minimum L_CNT	Actual SCL Low Time (µs)
400	15	1.3	19	1.33
400	20	1.3	25	1.30
400	50	1.3	64	1.30

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL Low required min (µs)	Minimum L_CNT	Actual SCL Low Time (µs)
400	100	1.3	129	1.30
400	150	1.3	194	1.30

# J Note -

### IC\_HS\_SCL\_HCNT

- Name: High Speed I<sup>2</sup>C Clock SCL High Count Register
- Size: 16 bits
- Address Offset: 0x24
- **Read/Write Access:** Read/Write

	15	:0
IC_HS_SCL_HCNT -		

Bits	Name	R/W	Description
15:0	IC_HS_SCL_HCNT	R/W <sup>1</sup>	This register must be set before any I <sup>2</sup> C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock high period count for high speed. The table below shows some sample <i>IC_HS_SCL_HCNT</i> calculations. These values apply only if the ic_clk is set to the given frequency in the table.
			The SCL High time depends on the loading of the bus. For 100pF loading, the SCL High time is 60ns; for 400pF loading, the SCL High time is 120ns.
			This register goes away and becomes read-only returning 0s if IC_MAX_SPEED_MODE != high.
			This register can be written only when the I <sup>2</sup> C interface is disabled, which corresponds to the <i>IC_ENABLE</i> register being set to 0. Writes at other times have no effect.
			The minimum valid value is 6; hardware prevents values less than this being written, and if attempted results in 6 being set. For designs with APB_DATA_WIDTH = 8 the order of programming is important to ensure the correct operation of the DW_apb_i2c. The lower byte must be programmed first. Then the upper byte is programmed.
			When the configuration parameter IC_HC_COUNT_VALUES is set to 1, this register is read only.
			<b>Reset value:</b> IC_HS_SCL_HIGH_COUNT configuration parameter
<sup>1</sup> Rea	ad-only if IC_HC_COU	NT_VAI	LUES = 1.

# J Note

The following table contains minimum values; combining both Low and High settings does not result in the correct baud rate, but rather a higher baud rate. The user should increase the value programmed into the *IC\_HS\_SCL\_HCNT* register so that the correct required I<sup>2</sup>C speed is achieved.

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL High required min (µs)	Minimum H_CNT	Actual SCL High Time (µs)
3400	100	0.06	6	0.14
3400	120	0.06	6	0.12
3400	150	0.06	6	0.09
3400	200	0.06	6	0.07

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL High required min (µs)	Minimum H_CNT	Actual SCL High Time (μs)
1700	100	0.12	6	0.14
1700	120	0.12	6	0.12
1700	150	0.12	10	0.12
1700	200	0.12	16	0.12

# J Note

### IC\_HS\_SCL\_LCNT

- Name: High Speed I<sup>2</sup>C Clock SCL Low Count Register
- Size: 16 bits
- Address Offset: 0x28
- **Read/Write Access:** Read/Write

	15	:0
IC_HS_SCL_LCNT -		

Bits	Name	R/W	Description			
15:0	IC_HS_SCL_LCNT	R/W <sup>1</sup>	This register must be set before any I <sup>2</sup> C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock low period count for high speed. The table below shows some sample <i>IC_HS_SCL_LCNT</i> calculations. These values apply only if the ic_clk is set to the given frequency in the table.			
			The SCL low time depends on the loading of the bus. For 100pF loading, the SCL low time is 160ns; for 400pF loading, the SCL low time is 320ns.			
			This register goes away and becomes read-only returning 0s if IC_MAX_SPEED_MODE != high.			
			This register can be written only when the $I^2C$ interface is disabled, which corresponds to the <i>IC_ENABLE</i> register being set to 0. Writes at other times have no effect.			
			The minimum valid value is 8; hardware prevents values less than this being written, and if attempted results in 8 being set. For designs with APB_DATA_WIDTH == 8 the order of programming is important to ensure the correct operation of the DW_apb_i2c. The lower byte must be programmed first. Then the upper byte is programmed. If the value is less than 8 then the count value gets changed to 8.			
			When the configuration parameter IC_HC_COUNT_VALUES is set to 1, this register is read only.			
			<b>Reset value:</b> IC_HS_SCL_LOW_COUNT configuration parameter			
<sup>1</sup> Re	Read-only if IC_HC_COUNT_VALUES = 1.					

# 🛵 Note -

The following table contains minimum values; combining both Low and High settings does not result in the correct baud rate, but rather a higher baud rate. The user should increase the value programmed into the *IC\_HS\_SCL\_LCNT* register so that the correct required I<sup>2</sup>C speed is achieved.

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL Low required min (µs)	Minimum L_CNT	Actual SCL Low Time (µs)
3400	100	0.16	15	0.16
3400	120	0.16	18	0.16
3400	150	0.16	23	0.16
3400	200	0.16	30	0.16

I <sup>2</sup> C Data Rate (kbps)	ic_clk <sub>freq</sub> (MHz)	SCL Low required min (µs)	Minimum L_CNT	Actual SCL Low Time (µs)
1700	100	0.32	31	0.32
1700	120	0.32	37	0.32
1700	150	0.32	47	0.32
1700	200	0.32	63	0.32

# J Note

#### IC\_INTR\_STAT

- Name: I<sup>2</sup>C Interrupt Status Register
- Size: 12 bits
- Address Offset: 0x2C
- Read/Write Access: Read

Each bit in this register has a corresponding mask bit in the IC\_INTR\_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the *IC\_RAW\_INTR\_STAT* register.



Bits	Name	R/W	Description
15:12	Reserved	N/A	Reserved.
11	R_GEN_CALL	R	See "IC_RAW_INTR_STAT" on page 126 for a detailed description of
10	R_START_DET	R	Reset value: 0x0
9	R_STOP_DET	R	
8	R_ACTIVITY	R	
7	R_RX_DONE	R	
6	R_TX_ABRT	R	
5	R_RD_REQ	R	
4	R_TX_EMPTY	R	
3	R_TX_OVER	R	
2	R_RX_FULL	R	
1	R_RX_OVER	R	
0	R_RX_UNDER	R	

#### IC\_INTR\_MASK

- Name: I<sup>2</sup>C Interrupt Mask Register
- Size: 12 bits
- Address Offset: 0x30
- Read/Write Access: Read/Write

These bits mask their corresponding interrupt status bits. They are active high; a value of 0 prevents a bit from generating an interrupt.



Bits	Name	R/W	Description
15:12	Reserved	N/A	Reserved.
11	M_GEN_CALL	R/W	These bits mask their corresponding interrupt status bits in the IC_INTR_STAT register. This bit should be set to "1" when the IC_ACK_GENERAL_CALL register is set to "0". Reset value: 12'h8ff
10	M_START_DET	R/W	These bits mask their corresponding interrupt status bits in the
9	M_STOP_DET	R/W	IC_INTR_STAT legislet.
8	M_ACTIVITY	R/W	Reset value: 12'h8ff
7	M_RX_DONE	R/W	
6	M_TX_ABRT	R/W	
5	M_RD_REQ	R/W	
4	M_TX_EMPTY	R/W	
3	M_TX_OVER	R/W	
2	M_RX_FULL	R/W	
1	M_RX_OVER	R/W	
0	M_RX_UNDER	R/W	

#### IC\_RAW\_INTR\_STAT

- Name: I<sup>2</sup>C Raw Interrupt Status Register
- Size: 12 bits
- Address Offset: 0x34
- Read/Write Access: Read

Unlike the *IC\_INTR\_STAT* register, these bits are not masked so they always show the true status of the DW\_apb\_i2c.



Bits	Name	R/W	Description
15:12	Reserved	N/A	Reserved.
11	GEN_CALL	R	Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling DW_apb_i2c or when the CPU reads bit 0 of the <i>IC_CLR_GEN_CALL</i> register. DW_apb_i2c stores the received data in the Rx buffer. <b>Reset value:</b> 0x0
10	START_DET	R	Indicates whether a START or RESTART condition has occurred on the I <sup>2</sup> C interface regardless of whether DW_apb_i2c is operating in slave or master mode. <b>Reset value:</b> 0x0
9	STOP_DET	R	Indicates whether a STOP condition has occurred on the I <sup>2</sup> C interface regardless of whether DW_apb_i <sup>2</sup> c is operating in slave or master mode. <b>Reset value:</b> 0x0

#### **K** Note

Bits 9 and 10 are used in debug mode.

There is no status bit for a RESTART condition because it is detected as a normal start condition. The I2C protocol does not care whether it is a START or RESTART because both conditions start from the IDLE state and send the message to all the slaves on the bus.

Bits	Name	R/W	Description
8	ACTIVITY	R	<ul> <li>This bit captures DW_apb_i2c activity and stays set until it is cleared. There are four ways to clear it:</li> <li>Disabling the DW_apb_i2c</li> <li>Reading the IC_CLR_ACTIVITY register</li> <li>Reading the IC_CLR_INTR register</li> <li>System reset</li> <li>Once this bit is set, it stays set unless one of the four methods is used to clear it. Even if the DW_apb_i2c module is idle, this bit remains set until cleared, indicating that there was activity on the bus.</li> <li><b>Reset value:</b> 0x0</li> </ul>
7	RX_DONE	R	When the DW_apb_i2c is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte. This occurs on the last byte of the transmission, indicating that the transmission is done. <b>Reset value:</b> 0x0
6	TX_ABRT	R	This bit indicates if DW_apb_i2c, as an I <sup>2</sup> C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO. This situation can occur both as an I <sup>2</sup> C master or an I <sup>2</sup> C slave, and is referred to as a "transmit abort". When this bit is set to 1, the <i>IC_TX_ABRT_SOURCE</i> register indicates the reason why the transmit abort takes places. <b>NOTE:</b> The DW_apb_i2c flushes/resets/empties the TX FIFO whenever this bit is set. The TX FIFO remains in this flushed state until the register IC_CLR_TX_ABRT is read. Once this read is performed, the TX FIFO is then ready to accept more data bytes from the APB interface. <b>Reset value:</b> 0x0
5	RD_REQ	R	This bit is set to 1 when DW_apb_i2c is acting as a slave and another $I^2C$ master is attempting to read data from DW_apb_i2c. The DW_apb_i2c holds the $I^2C$ bus in a wait state (SCL=0) until this interrupt is serviced, which means that the slave has been addressed by a remote master that is asking for data to be transferred. The processor must respond to this interrupt and then write the requested data to the <i>IC_DATA_CMD</i> register. This bit is set to 0 just after the processor reads the <i>IC_CLR_RD_REQ</i> register. <b>Reset value:</b> 0x0
4	TX_EMPTY	R	This bit is set to 1 when the transmit buffer is at or below the threshold value set in the <i>IC_TX_TL</i> register. It is automatically cleared by hardware when the buffer level goes above the threshold. When the IC_ENABLE bit 0 is 0, the TX FIFO is flushed and held in reset. There the TX FIFO looks like it has no data within it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer activity, then with ic_en=0, this bit is set to 0. <b>Reset value:</b> 0x0
3	TX_OVER	R	Set during transmit if the transmit buffer is filled to IC_TX_BUFFER_DEPTH and the processor attempts to issue another I <sup>2</sup> C command by writing to the $IC_DATA\_CMD$ register. When the module is disabled, this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared. <b>Reset value:</b> 0x0

Bits	Name	R/W	Description
2	RX_FULL	R	Set when the receive buffer reaches or goes above the RX_TL threshold in the $IC_{RX}_TL$ register. It is automatically cleared by hardware when buffer level goes below the threshold. If the module is disabled (IC_ENABLE[0]=0), the RX FIFO is flushed and held in reset; therefore the RX FIFO is not full. So this bit is cleared once the IC_ENABLE bit 0 is programmed with a 0, regardless of the activity that continues. <b>Reset value:</b> 0x0
1	RX_OVER	R	Set if the receive buffer is completely filled to IC_RX_BUFFER_DEPTH and an additional byte is received from an external I2C device. The DW_apb_i2c acknowledges this, but any data bytes received after the FIFO is full are lost. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared. <b>Reset value:</b> 0x0
0	RX_UNDER	R	Set if the processor attempts to read the receive buffer when it is empty by reading from the <i>IC_DATA_CMD</i> register. If the module is disabled (IC_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared. <b>Reset value:</b> 0x0

# IC\_RX\_TL

- Name: I<sup>2</sup>C Receive FIFO Threshold Register
- Size: 8bits
- Address Offset: 0x38
- Read/Write Access: Read/Write



Bits	Name	R/W	Description
15:8	Reserved	N/A	Reserved.
7:0	RX_TL	R/W	Receive FIFO Threshold Level
			Controls the level of entries (or above) that triggers the <i>RX_FULL</i> interrupt (bit 2 in IC_RAW_INTR_STAT register). The valid range is 0-255, with the additional restriction that hardware does not allow this value to be set to a value larger than the depth of the buffer. If an attempt is made to do that, the actual value set will be the maximum depth of the buffer.
			A value of 0 sets the threshold for 1 entry, and a value of 255 sets the threshold for 256 entries.
			<b>Reset value:</b> IC_RX_TL configuration parameter

# IC\_TX\_TL

- Name: I<sup>2</sup>C Transmit FIFO Threshold Register
- Size: 8 bits
- Address Offset: 0x3c
- Read/Write Access: Read/Write



Bits	Name	R/W	Description
15:8	Reserved	N/A	Reserved.
7:0	TX_TL	R/W	Transmit FIFO Threshold Level
			Controls the level of entries (or below) that trigger the <i>TX_EMPTY</i> interrupt (bit 4 in IC_RAW_INTR_STAT register). The valid range is 0-255, with the additional restriction that it may not be set to value larger than the depth of the buffer. If an attempt is made to do that, the actual value set will be the maximum depth of the buffer.
			A value of 0 sets the threshold for 0 entries, and a value of 255 sets the threshold for 255 entries.
			<b>Reset value</b> : IC_TX_TL configuration parameter

#### IC\_CLR\_INTR

- Name: Clear Combined and Individual Interrupt Register
- Size: 1 bit
- Address Offset: 0x40
- Read/Write Access: Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_INTR	R	Read this register to clear the combined interrupt, all individual interrupts, and the <i>IC_TX_ABRT_SOURCE</i> register. This bit does not clear hardware clearable interrupts but software clearable interrupts. Refer to Bit 9 of the <i>IC_TX_ABRT_SOURCE</i> register for an exception to clearing <i>IC_TX_ABRT_SOURCE</i> . <b>Reset value:</b> 0x0

## IC\_CLR\_RX\_UNDER

- Name: Clear RX\_UNDER Interrupt Register
- Size: 1 bit
- Address Offset: 0x44
- **Read/Write Access:** Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_RX_UNDER	R	Read this register to clear the <i>RX_UNDER</i> interrupt (bit 0) of the <i>IC_RAW_INTR_STAT</i> register. <b>Reset value:</b> 0x0

#### IC\_CLR\_RX\_OVER

- Name: Clear RX\_OVER Interrupt Register
- Size: 1 bit
- Address Offset: 0x48
- Read/Write Access: Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_RX_OVER	R	Read this register to clear the <i>RX_OVER</i> interrupt (bit 1) of the <i>IC_RAW_INTR_STAT</i> register. Reset value: 0x0

## IC\_CLR\_TX\_OVER

- Name: Clear TX\_OVER Interrupt Register
- Size: 1 bit
- Address Offset: 0x4c
- **Read/Write Access:** Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_TX_OVER	R	Read this register to clear the <i>TX_OVER</i> interrupt (bit 3) of the <i>IC_RAW_INTR_STAT</i> register. Reset value: 0x0

#### IC\_CLR\_RD\_REQ

- Name: Clear RD\_REQ Interrupt Register
- Size: 1 bit
- Address Offset: 0x50
- Read/Write Access: Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_RD_REQ	R	Read this register to clear the <i>RD_REQ</i> interrupt (bit 5) of the <i>IC_RAW_INTR_STAT</i> register. Reset value: 0x0

# IC\_CLR\_TX\_ABRT

- Name: Clear TX\_ABRT Interrupt Register
- Size: 1 bit
- Address Offset: 0x54
- Read/Write Access: Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_TX_ABRT	R	Read this register to clear the <i>TX_ABRT</i> interrupt (bit 6) of the <i>IC_RAW_INTR_STAT</i> register, and the <i>IC_TX_ABRT_SOURCE</i> register.
			This also releases the TX FIFO from the flushed/reset state, allowing more writes to the TX FIFO.
			Refer to Bit 9 of the <i>IC_TX_ABRT_SOURCE</i> register for an exception to clearing <i>IC_TX_ABRT_SOURCE</i> .
			Reset value: 0x0

# IC\_CLR\_RX\_DONE

- Name: Clear RX\_DONE Interrupt Register
- **Size:** 1 bit
- Address Offset: 0x58
- Read/Write Access: Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_RX_DONE	R	Read this register to clear the <i>RX_DONE</i> interrupt (bit 7) of the <i>IC_RAW_INTR_STAT</i> register. Reset value: 0x0

### IC\_CLR\_ACTIVITY

- Name: Clear ACTIVITY Interrupt Register
- Size: 1 bit
- Address Offset: 0x5c
- **Read/Write Access:** Read



Bits	Name	R.W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_ACTIVITY	R	Reading this register clears the <i>ACTIVITY</i> interrupt if the I <sup>2</sup> C is not active anymore. If the I <sup>2</sup> C module is still active on the bus, the <i>ACTIVITY</i> interrupt bit continues to be set. It is automatically cleared by hardware if the module is disabled and if there is no further activity on the bus. The value read from this register to get status of the <i>ACTIVITY</i> interrupt (bit 8) of the <i>IC_RAW_INTR_STAT</i> register. <b>Reset value:</b> 0x0

#### IC\_CLR\_STOP\_DET

- Name: Clear STOP\_DET Interrupt Register
- Size: 1 bit
- Address Offset: 0x60
- Read/Write Access: Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_STOP_DET	R	Read this register to clear the <i>STOP_DET</i> interrupt (bit 9) of the <i>IC_RAW_INTR_STAT</i> register. <b>Reset value:</b> 0x0

# IC\_CLR\_START\_DET

- Name: Clear START\_DET Interrupt Register
- Size: 1 bit
- Address Offset: 0x64
- **Read/Write Access:** Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_START_DET	R	Read this register to clear the <i>START_DET</i> interrupt (bit 10) of the <i>IC_RAW_INTR_STAT</i> register. <b>Reset value:</b> 0x0

#### IC\_CLR\_GEN\_CALL

- Name: Clear GEN\_CALL Interrupt Register
- Size: 1 bit
- Address Offset: 0x68
- Read/Write Access: Read



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	CLR_GEN_CALL	R	Read this register to clear the <i>GEN_CALL</i> interrupt (bit 11) of <i>IC_RAW_INTR_STAT</i> register. Reset value: 0x0

# **Operation of the Interrupt Registers**

The following figures illustrate the operation of the DW\_apb\_i2c interrupt registers and how they are set and cleared. Some bits are set by hardware and cleared by software, whereas other bits are set and cleared by hardware, as indicated in Table 12. Figure 27 shows the operation of the interrupt registers where the bits are set by hardware and cleared by software.

Interrupt Bit Fields	Set by Hardware/ Cleared by Software	Set and Cleared by Hardware
GEN_CALL	1	×
START_DET	1	×
STOP_DET	1	×
ACTIVITY	×	1
RX_DONE	1	×
TX_ABRT	1	×
RD_REQ	1	×
TX_EMPTY	×	1
TX_OVER	1	×
RX_FULL	×	1
RX_OVER	✓	×
RX_UNDER	1	×

Table 12: Setting and Clearing of Interrupt Bits



Figure 27: Interrupt Scheme

## IC\_ENABLE

- Name: I<sup>2</sup>C Enable Register
- Size: 1 bit
- Address Offset: 0x6c
- Read/Write Access: Read/Write



Bits	Name	R/W	Description
15:1	Reserved	N/A	Reserved.
0	ENABLE	R/W	Controls whether the DW_apb_i2c is enabled.
			0: Disables DW_apb_i2c (TX and RX FIFOs are held in an erased state)
			1: Enables DW_apb_i2c
			Software can disable DW_apb_i2c while it is active. However, it is important that care be taken to ensure that DW_apb_i2c is disabled properly. A recommended procedure is described in "Disabling DW_apb_i2c" on page 62.
			When DW_apb_i2c is disabled, the following occurs:
			• The TX FIFO and RX FIFO get flushed.
			• Status bits in the <i>IC_INTR_STAT</i> register are still active until DW_apb_i2c goes into IDLE state.
			If the module is transmitting, it stops as well as deletes the contents of the transmit buffer after the current transfer is complete. If the module is receiving, the DW_apb_i2c stops the current transfer at the end of the current byte and does not acknowledge the transfer.
			In systems with asynchronous pclk and ic_clk when IC_CLK_TYPE parameter set to asynchronous (1), there is a two ic_clk delay when enabling or disabling the DW_apb_i2c.
			For a detailed description on how to disable DW_apb_i2c, refer to "Disabling DW_apb_i2c" on page 62.
			Reset value: 0x0

# **IC\_STATUS**

- Name: I<sup>2</sup>C Status Register
- Size: 7 bits
- Address Offset: 0x70
- Read/Write Access: Read

This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt.

When the I<sup>2</sup>C is disabled by writing 0 in bit 0 of the *IC\_ENABLE* register:

- Bits 1 and 2 are set to 1
- Bits 3 and 4 are set to 0

When the master or slave state machines goes to idle and ic\_en=0:

• Bits 5 and 6 are set to 0



Bits	Name	R/W	Description
31:7	Reserved	N/A	Reserved.
6	SLV_ACTIVITY	R	<ul> <li>Slave FSM Activity Status. When the Slave Finite State Machine (FSM) is not in the IDLE state, this bit is set.</li> <li>0: Slave FSM is in IDLE state so the Slave part of DW_apb_i2c is not Active 1: Slave FSM is not in IDLE state so the Slave part of DW_apb_i2c is Active Reset value: 0x0</li> </ul>
5	MST_ACTIVITY	R	Master FSM Activity Status. When the Master Finite State Machine (FSM) is not in the IDLE state, this bit is set. 0: Master FSM is in IDLE state so the Master part of DW_apb_i2c is not Active 1: Master FSM is not in IDLE state so the Master part of DW_apb_i2c is Active IC_STATUS[0]—that is, <i>ACTIVITY</i> bit—is the OR of <i>SLV_ACTIVITY</i> and <i>MST_ACTIVITY</i> bits. Reset value: 0x0

Bits	Name	R/W	Description
4	RFF	R	<ul> <li>Receive FIFO Completely Full. When the receive FIFO is completely full, this bit is set. When the receive FIFO contains one or more empty location, this bit is cleared.</li> <li>0: Receive FIFO is not full</li> <li>1: Receive FIFO is full</li> <li><b>Reset value:</b> 0x0</li> </ul>
3	RFNE	R	<ul> <li>Receive FIFO Not Empty. This bit is set when the receive FIFO contains one or more entries; it is cleared when the receive FIFO is empty.</li> <li>0: Receive FIFO is empty</li> <li>1: Receive FIFO is not empty</li> <li><b>Reset value:</b> 0x0</li> </ul>
2	TFE	R	<ul> <li>Transmit FIFO Completely Empty. When the transmit FIFO is completely empty, this bit is set. When it contains one or more valid entries, this bit is cleared. This bit field does not request an interrupt.</li> <li>0: Transmit FIFO is not empty</li> <li>1: Transmit FIFO is empty</li> <li><b>Reset value:</b> 0x1</li> </ul>
1	TFNF	R	<ul> <li>Transmit FIFO Not Full. Set when the transmit FIFO contains one or more empty locations, and is cleared when the FIFO is full.</li> <li>0: Transmit FIFO is full</li> <li>1: Transmit FIFO is not full</li> <li><b>Reset value:</b> 0x1</li> </ul>
0	ACTIVITY	R	I <sup>2</sup> C Activity Status. <b>Reset value:</b> 0x0

# IC\_TXFLR

- Name: I<sup>2</sup>C Transmit FIFO Level Register
- **Size:** TX\_ABW + 1
- Address Offset: 0x74
- Read/Write Access: Read

This register contains the number of valid data entries in the transmit FIFO buffer. It is cleared whenever:

- The I<sup>2</sup>C is disabled
- There is a transmit abort—that is, *TX\_ABRT* bit is set in the *IC\_RAW\_INTR\_STAT* register
- The slave bulk transmit mode is aborted

The register increments whenever data is placed into the transmit FIFO and decrements when data is taken from the transmit FIFO.



Bits	Name	R/W	Description
31:TX_ABW+1	Reserved	N/A	Reserved
TX_ABW:0	TXFLR	R	<b>Transmit FIFO Level</b> . Contains the number of valid data entries in the transmit FIFO. <b>Reset value:</b> 0x0

# IC\_RXFLR

- Name: I<sup>2</sup>C Receive FIFO Level Register
- **Size:** RX\_ABW + 1
- Address Offset: 0x78
- Read/Write Access: Read

This register contains the number of valid data entries in the receive FIFO buffer. It is cleared whenever:

- The I<sup>2</sup>C is disabled
- Whenever there is a transmit abort caused by any of the events tracked in *IC\_TX\_ABRT\_SOURCE*

The register increments whenever data is placed into the receive FIFO and decrements when data is taken from the receive FIFO.



Bits	Name	R/W	Description
31:RX_ABW+1	Reserved	N/A	Reserved
RX_ABW:0	RXFLR	R	Receive FIFO Level. Contains the number of valid data entries in the receive FIFO. Reset value: 0x0

### IC\_TX\_ABRT\_SOURCE

- Name: I<sup>2</sup>C Transmit Abort Source Register
- Size: 16 bits
- Address Offset: 0x80
- Read/Write Access: Read/Write

This register has 16 bits that indicate the source of the *TX\_ABRT* bit. Except for Bit 9, this register is cleared whenever the *IC\_CLR\_TX\_ABRT* register or the *IC\_CLR\_INTR* register is read. To clear Bit 9, the source of the *ABRT\_SBYTE\_NORSTRT* must be fixed first; RESTART must be enabled (*IC\_CON*[5]=1), the SPECIAL bit must be cleared (*IC\_TAR*[11]), or the GC\_OR\_START bit must be cleared (IC\_TAR[10]). Once the source of the *ABRT\_SBYTE\_NORSTRT* is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the *ABRT\_SBYTE\_NORSTRT* is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.



Bits	Name	R/W	Description	Role of DW_apb_i2c
31:16	Reserved	N/A	Reserved	
15	ABRT_SLVRD_INTX	R/W	1: When the processor side responds to a slave mode request for data to be transmitted to a remote master and user writes a 1 in <i>CMD</i> (bit 8) of <i>IC_DATA_CMD</i> register. <b>Reset value:</b> 0x0	Slave-Transmitter

Bits	Name	R/W	Description	Role of DW_apb_i2c
14	ABRT_SLV_ARBLOST	R/W	1: Slave lost the bus while transmitting data to a remote master. <i>IC_TX_ABRT_SOURCE</i> [12] is set at the same time. <b>Note:</b> Even though the slave never "owns" the bus, something could go wrong on the bus. This is a fail safe check. For instance, during a data transmission at the low-to-high transition of SCL, if what is on the data bus is not what is supposed to be transmitted, then DW_apb_i2c no longer own the bus. <b>Reset value:</b> 0x0	Slave-Transmitter
13	ABRT_SLVFLUSH_TXFIFO	R/W	1: Slave has received a read command and some data exists in the TX FIFO so the slave issues a <i>TX_ABRT</i> interrupt to flush old data in TX FIFO. <b>Reset value:</b> 0x0	Slave-Transmitter
12	ARB_LOST	R/W	1: Master has lost arbitration, or if <i>IC_TX_ABRT_SOURCE</i> [14] is also set, then the slave transmitter has lost arbitration. Note: I <sup>2</sup> C can be both master and slave at the same time. <b>Reset value:</b> 0x0	Master-Transmitter or Slave-Transmitter
11	ABRT_MASTER_DIS	R/W	1: User tries to initiate a Master operation with the Master mode disabled. <b>Reset value:</b> 0x0	Master-Transmitter or Master-Receiver
10	ABRT_10B_RD_NORSTRT	R/W	1: The restart is disabled ( <i>IC_RESTART_EN</i> bit (IC_CON[5]) = 0) and the master sends a read command in 10-bit addressing mode. <b>Reset value:</b> 0x0	Master-Receiver

Bits	Name	R/W	Description	Role of DW_apb_i2c
9	ABRT_SBYTE_NORSTRT	R/W	To clear Bit 9, the source of the <i>ABRT_SBYTE_NORSTRT</i> must be fixed first; restart must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the <i>ABRT_SBYTE_NORSTRT</i> is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the <i>ABRT_SBYTE_NORSTRT</i> is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets re- asserted. 1: The restart is disabled ( <i>IC_RESTART_EN</i> bit (IC_CON[5]) = 0) and the user is trying to send a START Byte. <b>Reset value:</b> 0x0	Master
8	ABRT_HS_NORSTRT	R/W	1: The restart is disabled ( <i>IC_RESTART_EN</i> bit (IC_CON[5]) = 0) and the user is trying to use the master to transfer data in High Speed mode. <b>Reset value:</b> 0x0	Master-Transmitter or Master-Receiver
7	ABRT_SBYTE_ACKDET	R/W	1: Master has sent a START Byte and the START Byte was acknowledged (wrong behavior). <b>Reset value:</b> 0x0	Master
6	ABRT_HS_ACKDET	R/W	1: Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior). <b>Reset value:</b> 0x0	Master
5	ABRT_GCALL_READ	R/W	1: DW_apb_i2c in master mode sent a General Call but the user programmed the byte following the General Call to be a read from the bus ( <i>IC_DATA_CMD</i> [9] is set to 1). <b>Reset value:</b> 0x0	Master-Transmitter
4	ABRT_GCALL_NOACK	R/W	1: DW_apb_i2c in master mode sent a General Call and no slave on the bus acknowledged the General Call. <b>Reset value:</b> 0x0	Master-Transmitter

Bits	Name	R/W	Description	Role of DW_apb_i2c
3	ABRT_TXDATA_NOACK	R/W	1: This is a master-mode only bit. Master has received an acknowledgement for the address, but when it sent data byte(s) following the address, it did not receive an acknowledge from the remote slave(s). <b>Reset value:</b> 0x0	Master-Transmitter
2	ABRT_10ADDR2_NOACK	R/W	1: Master is in 10-bit address mode and the second address byte of the 10-bit address was not acknowledged by any slave. <b>Reset value:</b> 0x0	Master-Transmitter or Master-Receiver
1	ABRT_10ADDR1_NOACK	R/W	1: Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave. <b>Reset value:</b> 0x0	Master-Transmitter or Master-Receiver
0	ABRT_7B_ADDR_NOACK	R/W	1: Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave. <b>Reset value:</b> 0x0	Master-Transmitter or Master-Receiver
#### IC\_SLV\_DATA\_NACK\_ONLY

- Name: Generate Slave Data NACK Register
- **Size:** 1 bit
- Address Offset: 0x84
- Read/Write Access: Read/Write

The register is used to generate a NACK for the data part of a transfer when DW\_apb\_i2c is acting as a slave-receiver. This register only exists when the IC\_SLV\_DATA\_NACK\_ONLY parameter is set to 1. When this parameter disabled, this register does not exist and writing to the register's address has no effect.



Bits	Name	R/W	Description
31:1	Reserved	N/A	Reserved.
0	NACK	R/W	Generate NACK. This NACK generation only occurs when DW_apb_i2c is a slave-receiver. If this register is set to a value of 1, it can only generate a NACK after a data byte is received; hence, the data transfer is aborted and the data received is not pushed to the receive buffer.
			When the register is set to a value of 0, it generates NACK/ACK, depending on normal criteria.
			1 = generate NACK after data byte received
			0 = generate NACK/ACK normally
			Reset value: 0x0

#### IC\_DMA\_CR

- Name: DMA Control Register
- Size: 2 bits
- Address Offset: 0x88
- Read/Write Access: Read/Write

This register is only valid when DW\_apb\_i2c is configured with a set of DMA Controller interface signals (IC\_HAS\_DMA = 1). When DW\_apb\_i2c is not configured for DMA operation, this register does not exist and writing to the register's address has no effect and reading from this register address will return zero. The register is used to enable the DMA Controller interface operation. There is a separate bit for transmit and receive. This can be programmed regardless of the state of IC\_ENABLE.



Bits	Name	R/W	Description
31:2	Reserved	N/A	Reserved.
1	TDMAE	R/W	<b>Transmit DMA Enable</b> . This bit enables/disables the transmit FIFO DMA channel. 0 = Transmit DMA disabled 1 = Transmit DMA enabled <b>Reset value:</b> 0x0
0	RDMAE	R/W	Receive DMA Enable. This bit enables/disables the receive FIFO DMA channel. 0 = Receive DMA disabled 1 = Receive DMA enabled Reset value: 0x0

#### IC\_DMA\_TDLR

- Name: DMA Transmit Data Level Register
- **Size:** TX\_ABW-1:0
- Address Offset: 0x8c
- Read/Write Access: Read/Write

This register is only valid when the DW\_apb\_i2c is configured with a set of DMA interface signals  $(IC_HAS_DMA = 1)$ . When DW\_apb\_i2c is not configured for DMA operation, this register does not exist; writing to its address has no effect; reading from its address returns zero.



Bits	Name	R/W	Description
31:TX_ABW	Reserved	N/A	Reserved
TX_ABW-1:0	DMATDL	R/W	<b>Transmit Data Level</b> . This bit field controls the level at which a DMA request is made by the transmit logic. It is equal to the watermark level; that is, the dma_tx_req signal is generated when the number of valid data entries in the transmit FIFO is equal to or below this field value, and $TDMAE = 1$ . <b>Reset value:</b> 0x0

#### IC\_DMA\_RDLR

- Name: I<sup>2</sup>C Receive Data Level Register
- Size: RX\_ABW-1:0
- Address Offset: 0x90
- **Read/Write Access:** Read/Write

This register is only valid when DW\_apb\_i2c is configured with a set of DMA interface signals (IC\_HAS\_DMA = 1). When DW\_apb\_i2c is not configured for DMA operation, this register does not exist; writing to its address has no effect; reading from its address returns zero.



Bits	Name	R/W	Description
31:RX_ABW	Reserved	N/A	Reserved
RX_ABW-1:0	DMARDL	R/W	<b>Receive Data Level.</b> This bit field controls the level at which a DMA request is made by the receive logic. The watermark level = $DMARDL+1$ ; that is, dma_rx_req is generated when the number of valid data entries in the receive FIFO is equal to or more than this field value + 1, and $RDMAE = 1$ . For instance, when $DMARDL$ is 0, then dma_rx_req is asserted when 1 or more data entries are present in the receive FIFO. <b>Reset value:</b> 0x0

#### IC\_SDA\_SETUP

- Name: I<sup>2</sup>C SDA Setup Register
- Size: 8 bits
- Address Offset: 0x94
- **Read/Write Access:** Read/Write

This register controls the amount of time delay (in terms of number of ic\_clk clock periods) introduced in the rising edge of SCL, relative to SDA changing, when DW\_apb\_i2c services a read request in a slave-transmitter operation. The relevant I<sup>2</sup>C requirement is t<sub>SU:DAT</sub> (note 4) as detailed in the *I2C Bus Specification*.



Bits	Name	R/W	Description
31:8	Reserved	N/A	Reserved
7:0	SDA_SETUP	R/W	<ul> <li>SDA Setup. It is recommended that if the required delay is 1000ns, then for an ic_clk frequency of 10 MHz, IC_SDA_SETUP should be programmed to a value of 11.</li> <li>Default Reset value: 0x64, but can be hardcoded by setting the IC_DEFAULT_SDA_SETUP configuration parameter.</li> </ul>

#### IC\_ACK\_GENERAL\_CALL

- Name: I<sup>2</sup>C ACK General Call Register
- Size: 1 bit
- Address Offset: 0x98
- **Read/Write Access:** Read/Write

The register controls whether DW\_apb\_i2c responds with a ACK or NACK when it receives an I<sup>2</sup>C General Call address.



Bits	Name	R/W	Description
31:1	Reserved	N/A	Reserved
0	ACK_GEN_CALL	R/W	ACK General Call. When set to 1, DW_apb_i2c responds with a ACK (by asserting ic_data_oe) when it receives a General Call. Otherwise, DW_apb_i2c responds with a NACK (by negating ic_data_oe). Default Reset value: 0x1, but can be hardcoded by setting the IC_DEFAULT_ACK_GENERAL_CALL configuration parameter.

#### IC\_ENABLE\_STATUS

- Name: I<sup>2</sup>C Enable Status Register
- Size: 3 bits
- Address Offset: 0x9C
- Read/Write Access: Read

The register is used to report the DW\_apb\_i2c hardware status when the *IC\_ENABLE* register is set from 1 to 0; that is, when DW\_apb\_i2c is disabled.

If IC\_ENABLE has been set to 1, bits 2:1 are forced to 0, and bit 0 is forced to 1.

If IC\_ENABLE has been set to 0, bits 2:1 is only be valid as soon as bit 0 is read as '0'.

Kore -

When IC\_ENABLE has been written with '0,' a delay occurs for bit 0 to be read as '0' because disabling the DW\_apb\_i2c depends on I<sup>2</sup>C bus activities.

Bits	Name	R/W	Description
31:3	Reserved	N/A	Reserved
2	SLV_RX_DATA_LOST	R	Slave Received Data Lost. This bit indicates if a Slave-Receiver operation has been aborted with at least one data byte received from an I <sup>2</sup> C transfer due to the setting of <i>IC_ENABLE</i> from 1 to 0. When read as 1, DW_apb_i2c is deemed to have been actively engaged in an aborted I <sup>2</sup> C transfer (with matching address) and the data phase of the I <sup>2</sup> C transfer has been entered, even though a data byte has been responded with a NACK. NOTE: If the remote I <sup>2</sup> C master terminates the transfer with a STOP condition before the DW_apb_i2c has a chance to NACK a transfer, and IC_ENABLE has been set to 0, then this bit is also set to 1. When read as 0, DW_apb_i2c is deemed to have been disabled without being actively involved in the data phase of a Slave-Receiver transfer. NOTE: The CPU can safely read this bit when IC_EN (bit 0) is read as 0.
			Reset value: UXU

Bits	Name	R/W	Description
1	SLV_DISABLED_WHI LE_BUSY	R	<ul> <li>Slave Disabled While Busy (Transmit, Receive). This bit indicates if a potential or active Slave operation has been aborted due to the setting of the <i>IC_ENABLE</i> register from 1 to 0. This bit is set when the CPU writes a 0 to the IC_ENABLE register while: (a) DW_apb_i2c is receiving the address byte of the Slave-Transmitter operation from a remote master; OR, (b) address and data bytes of the Slave-Receiver operation from a remote master.</li> <li>When read as 1, DW_apb_i2c is deemed to have forced a NACK during any part of an I<sup>2</sup>C transfer, irrespective of whether the I<sup>2</sup>C address matches the slave address set in DW_apb_i2c (IC_SAR register) OR if the transfer is completed before IC_ENABLE is set to 0 but has not taken effect.</li> <li>NOTE: If the remote I<sup>2</sup>C master terminates the transfer with a STOP condition before the DW_apb_i2c has a chance to NACK a transfer, and IC_ENABLE has been set to 0, then this bit will also be set to 1.</li> <li>When read as 0, DW_apb_i2c is deemed to have been disabled when there is master activity, or when the I2C bus is idle.</li> <li>NOTE: The CPU can safely read this bit when <i>IC_EN</i> (bit 0) is read as 0.</li> <li>Reset value: 0x0</li> </ul>
0	IC_EN	R	<ul> <li>ic_en Status. This bit always reflects the value driven on the output port ic_en.</li> <li>When read as 1, DW_apb_i2c is deemed to be in an enabled state.</li> <li>When read as 0, DW_apb_i2c is deemed completely inactive.</li> <li>NOTE: The CPU can safely read this bit anytime. When this bit is read as 0, the CPU can safely read SLV_RX_DATA_LOST (bit 2) and SLV_DISABLED_WHILE_BUSY (bit 1).</li> <li>Reset value: 0x0</li> </ul>

#### IC\_COMP\_PARAM\_1

- Name: Component Parameter Register 1
- Size: 32 bits
- Address Offset: 0xf4
- Read/Write Access: Read



Bits	Name	R/W	Description
J.m.	Note This is a constant read-only regis component's parameter settings.	ter that of the rese	contains encoded information about the t value depends on coreConsultant parameter(s).
31:24	Reserved	N/A	Reserved
23:16	TX_BUFFER_DEPTH	R	The value of this register is derived from the IC_TX_BUFFER_DEPTH coreConsultant parameter. 0x00 = Reserved 0x01 = 2 0x02 = 3 to 0xFF = 256
15:8	RX_BUFFER_DEPTH	R	The value of this register is derived from the IC_RX_BUFFER_DEPTH coreConsultant parameter. For a description of this parameter, see Table 8 on page 76. 0x00 = Reserved 0x01 = 2 0x02 = 3 to 0xFF = 256
7	ADD_ENCODED_PARAMS	R	The value of this register is derived from the IC_ADD_ENCODED_PARAMS coreConsultant parameter. For a description of this parameter, see Table 8 on page 76. Reading 1 in this bit means that the capability of reading these encoded parameters via software has been included. Otherwise, the entire register is 0 regardless of the setting of any other parameters that are encoded in the bits. 0: False 1: True

Bits	Name	R/W	Description
6	HAS_DMA	R	The value of this register is derived from the IC_HAS_DMA coreConsultant parameter. For a description of this parameter, see Table 8 on page 76. 0: False 1: True
5	INTR_IO	R	The value of this register is derived from the IC_INTR_IO coreConsultant parameter. For a description of this parameter, see Table 8 on page 76. 0: Individual 1: Combined
4	HC_COUNT_VALUES	R	The value of this register is derived from the IC_HC_COUNT_VALUES coreConsultant parameter. For a description of this parameter, see Table 8 on page 76. 0: False 1: True
3:2	MAX_SPEED_MODE	R	The value of this register is derived from the IC_MAX_SPEED_MODE coreConsultant parameter. For a description of this parameter, see Table 8 on page 76. 0x0 = Reserved 0x1 = Standard 0x2 = Fast 0x3 = High
1:0	APB_DATA_WIDTH	R	The value of this register is derived from the APB_DATA_WIDTH coreConsultant parameter. For a description of this parameter, see Table 8 on page 76. 0x0 = 8 bits 0x1 = 16 bits 0x2 = 32 bits 0x3 = Reserved

#### IC\_COMP\_VERSION

- Name: I<sup>2</sup>C Component Version Register
- Size: 32 bits
- Address Offset: 0xf8
- Read/Write Access: Read



Bits	Name	R/W	Description
31:0	IC_COMP_VERSION	R	Specific values for this register are described in the Releases Table in the <i>DW_apb_i2c Release Notes</i> .

#### IC\_COMP\_TYPE

- Name: I<sup>2</sup>C Component Type Register
  Size: 32 bits
  Address Offset: 0xfc

- Read/Write Access: Read



Bits	Name	R/W	Description
31:0	IC_COMP_TYPE	R	Designware Component Type number = $0x44_57_01_40$ . This assigned unique hex value is constant and is derived from the two ASCII letters "DW" followed by a 16-bit unsigned number.

# **Programming the DW\_apb\_i2c**

The DW\_apb\_i2c can be programmed via software registers or the DW\_apb\_i2c low-level software driver. This chapter contains the following topics:

- "Software Registers"
- "Software Drivers"

## **Software Registers**

For information about programming the software registers in terms of DW\_apb\_i2c operation, refer to "Slave Mode Operation" on page 56 and "Master Mode Operation" on page 60. The software registers are described in more detail in Chapter 6 on page 99, "Registers".

## **Software Drivers**

The family of DesignWare AMBA Synthesizable Components includes a Driver Kit for the DW\_apb\_i2c component. This low-level Driver Kit allows you to easily program a DW\_apb\_i2c component and integrate your code into a larger software system. The Driver Kit provides the following benefits to IP designers:

- Proven method of access to DW\_apb\_i2c minimizing usage errors
- Rapid software development with minimum overhead
- Detailed knowledge of DW\_apb\_i2c register bit fields not required
- Easy integration of DW\_apb\_i2c into existing software system
- Programming at register level eliminated

You must purchase a source code license (DWC-APB-Advanced-Source) to use the DW\_apb\_i2c Driver Kit. However, you can access some Driver Kit files and documentation in \$DESIGNWARE\_HOME/drivers/DW\_apb\_i2c/latest. For more information about the Driver Kit, refer to the *DW\_apb\_i2c Driver Kit User Guide*. For more information about purchasing the source code license and obtaining a download of the Driver Kit, contact Synopsys at designware@synopsys.com for details.

## **8** Verification

This chapter provides an overview of the testbench available for DW\_apb\_i2c verification. Once you have configured the DW\_apb\_i2c in coreConsultant and have set up the verification environment, you can run simulations automatically. The following sections describe the testbench:

- "Overview of Vera Tests"
- "Overview of DW\_apb\_i2c Testbench" on page 160

For more information about running simulations for DW\_apb\_i2c in coreAssembler, refer to "Verify Component" on page 36. For more information about verifying DW\_apb\_i2c in coreConsultant, see "Verifying the DW\_apb\_i2c" on page 175.

#### **K** Note

The DW\_apb\_i2c verification testbench is built with DesignWare AMBA Verification IP (VIP). Please make sure you have the supported version of the VIP components for this release, otherwise, you may experience some tool compatibility problems. For more information about supported tools in this release, refer to the following web page:

www.synopsys.com/products/designware/docs/doc/amba/latest/dw\_amba\_install.pdf

### **Overview of Vera Tests**

The DW\_apb\_i2c verification testbench performs the following set of tests that have been written to exhaustively verify the functionality and have also achieved maximum RTL code coverage.

#### **J** Note

All tests use the APB Interface to program memory mapped registers dynamically during tests.

- "APB Slave Interface" on page 158
- "DW\_apb\_i2c Master Operation" on page 158
- "DW\_apb\_i2c Slave Operation" on page 159
- "DW\_apb\_i2c Interrupts" on page 159
- "DMA Handshaking Interface" on page 159

#### **APB Slave Interface**

This suite of tests is run to verify that the APB interface functions correctly by checking the following:

- All non-configuration parameter register reset values are verified.
- All read-only registers are written to with opposite values to verify that they are read only.
- All writable registers are written to with opposite values to verify that they can be written.
- Some registers can be written only when the DW\_apb\_i2c is disabled.Confirm that those registers are non-writable in that mode. Attempt to write the opposite values to those registers while the DW\_apb\_i2c is disabled and verify that the writes are ignored.
- The \*CNT registers can be written to only if the configuration parameter IC\_HC\_COUNT\_VALUES = 0. Verify that the registers are read-only when IC\_HC\_COUNT\_VALUES = 0 and writable when IC\_HC\_COUNT\_VALUES = 1.
- Confirm that it is not possible to write the transmit buffer threshold level (IC\_TX\_TL) higher than the size of the transmit buffer. Verify that if a larger value is written that the value becomes set to the size of the transmit buffer (max).
- Confirm that it is not possible to write the receive buffer threshold level (IC\_RX\_TL) higher than the size of the transmit buffer. Verify that if a larger value is written that the value becomes set to the size of the transmit buffer (max).
- Write illegal value 0 to SPEED bits in IC\_CON and verify that the new value is parameter IC\_MAX\_SPEED\_MODE.
- Verify that the SPEED bits in IC\_CON cannot be written to higher speeds than configuration parameter IC\_MAX\_SPEED\_MODE.

#### DW\_apb\_i2c Master Operation

This suite of tests is run only when the DW\_apb\_i2c is configured as a master. For instance, these tests go through all combinations of speed, addressing, read/write, and multi-byte transfers. Commands are issued to the DW\_apb\_i2c, and the I<sup>2</sup>C Slave is the target and used to verify the transfers. The tests also verify the following:

- SCL low and SCL high times are with I<sup>2</sup>C specification
- Operation of all registers
- Master arbitration
- Debug outputs
- Disabling of DW\_apb\_i2c shown correctly on ic\_en output
- Programmed count values for all the \*CNT registers
- The current source enable output operates correctly
- Combined format operation (7- and 10-bit addressing modes)
- Restart enable and disable
- Clock synchronization by stretching SCL
- Loop-back operation by performing simultaneous master-transmitter, slave-receiver sending multiple bytes. A single-byte transfer with master-receiver, slave-transmitter is also performed

#### DW\_apb\_i2c Slave Operation

This suite of tests is run only when the DW\_apb\_i2c is configured as a slave. Similar to the tests developed for the master, the driving force is the Serial Master BFM. For instance, these tests go through all combinations of speed, addressing, read/write, and multi-byte transfers. The I<sup>2</sup>C master is used to generate transfers and the DW\_apb\_i2c is the target; the AHB Master is used to verify the transfers. The tests also verify the following:

- Operation of all registers
- Debug outputs
- Disabling of DW\_apb\_i2c shown correctly on ic\_en output
- Combined format operation (7- and 10-bit addressing modes)

#### DW\_apb\_i2c Interrupts

These tests verify that the DW\_apb\_i2c generates and handles the servicing of interrupts correctly. They also verify operation of the debug ports.

#### **DMA Handshaking Interface**

These tests verify that DW\_apb\_i2c generates and responds through the handshaking interface. Transfers are generated within the DMA BFM and transmitted through the I<sup>2</sup>C protocol from the DUT to the ALT\_DUT and vice versa. Different watermark levels are selected to control the clearing on the dma\_tx\_req/dma\_rx\_req lines once an acknowledgement is received. A random number of bytes are transferred using only the handshaking interface.

#### DW\_apb\_i2c Dynamic IC\_TAR and IC\_10BITADDR\_MASTER Update

This test is run only if the DW\_apb\_i2c is configured as a master and the parameter I2C\_DYNAMIC\_TAR\_UPDATE = 1. This test verifies that DW\_apb\_i2c Master Target address (IC\_TAR) and the parameter IC\_10BITADDR\_MASTER can be updated dynamically while the DW\_apb\_i2c Slave is involved in an I2C transfer on the I2C bus.

#### Generate NACK as a Slave-Receiver

This test is always run and tests the functionality of DW\_apb\_i2c, depending on whether the parameter IC\_SLV\_DATA\_NACK\_ONLY is set to 0 or 1. This test verifies that ACK/NACKs are generated correctly when DW\_apb\_i2c is acting as a slave-receiver, depending on whether IC SLV DATA NACK ONLY register exists (set by having parameter

IC\_SLV\_DATA\_NACK\_ONLY=1). If the register exists, its value is set to 1 for the duration of the test. If the register exists (and therefore its value is 1), a NACK is generated by the slave when data is sent to it, the transfer is aborted, and data is not written to the receive buffer. Otherwise, ACKs are generated for the duration of the transfer, the transfer completes successfully, and the data is written to the receive buffer successfully.

#### SCL Held Low for Duration Specified in IC\_SDA\_SETUP

This test verifies that during a Slave-Receive I<sup>2</sup>C transfer, DW\_apb\_i2c asserts the output port ic\_data\_oe, holding SCL low for the minimum period specified in the IC\_SDA\_SETUP register. This only happens every time the I<sup>2</sup>C master ACKs a data byte, and the transmit FIFO in DW\_apb\_i2c is not filled to satisfy this read request.

#### Generate ACK/NACK for General Call

This test verifies that the IC\_ACK\_GENERAL\_CALL bit controls whether DW\_apb\_i2c ACK or NACKs an I<sup>2</sup>C general call address.

## **Overview of DW\_apb\_i2c Testbench**

As illustrated in Figure 28 on page 161, the Verilog DW\_apb\_i2c testbench includes two instantiations of the design under test (DUT), AHB and APB Bridge bus models, and a Vera shell. The Vera shell consists of a number of serial slave BFMs, a master slave BFM, and a DMA BFM to simulate and stimulate traffic to and from the DW\_apb\_i2c.

The test\_DW\_apb\_i2c.v file shows the instantiation of the top-level MacroCell in a testbench and resides in the *workspace*/sim/testbench directory. The testbench tests the user configuration specified in the Specify Configuration task of coreConsultant. The testbench also tests that the component is AMBA-compliant and includes a self-checking mechanism. When a coreKit has been unpacked and configured, the verification environment is stored in *workspace*/sim. Files in *workspace*/sim/test\_i2c form the actual testbench for DW\_apb\_i2c.



Figure 28: DW\_apb\_i2c Testbench

## 9

## **Integration Considerations**

After you have configured, tested, and synthesized your component with the coreTools flow, you can integrate the component into your own design environment. The following sections discuss general integration considerations for the slave interface of APB peripherals:

- "Digital/Analog Domain Functional Partitioning" on page 163
- "Reading and Writing from an APB Slave" on page 164
- "Write Timing Operation" on page 167
- "Read Timing Operation" on page 168
- "Accessing Top-level Constraints" on page 168

## **Digital/Analog Domain Functional Partitioning**

The I<sup>2</sup>C protocol requires that an I<sup>2</sup>C device (Digital controller and I/O pad) implement 50nS of spike rejection and include a 300ns SDA hold time. It does not specify where these functional elements should be implemented—in the pad or in the digital controller. In order to meet these two timing requirements, you must ensure that the I/O pads, used in conjunction with DW\_apb\_i2c, implement the 50ns spike rejection, as well as the 300ns SDA hold time. These are described as as follows

1. The 300ns hold requirement in the Philips *I2C-Bus Specification* is related to the SDA relative to the **falling** edge of SCL for I<sup>2</sup>C receivers.

The receiver inside DW\_apb\_i2c does not provide the 300ns of hold time outlined in the I<sup>2</sup>C bus specification, and this hold time functionality should be implemented externally to the DW\_apb\_i2c, such as the I/O pad.

When DW\_apb\_i2c is receiving data as:

- a. a slave, the received data is sampled on the rising edge of SCL.
- b. a master, the received data is sampled **just prior** to the **falling** edge.

This means that:

- a. DW\_apb\_i2c, as a slave-receiver, either (1) requires the I<sup>2</sup>C master to implement the 300ns hold time; OR (2) requires the I/O pad to implement the hold time.
- b. DW\_apb\_i2c, as a master-receiver, always samples the data **ahead** of the falling edge of SCL, because DW\_apb\_i2c controls the SCL.

Appendix D on page 189 in this databook contains information to advise customers on how to fix non-Synopsys I<sup>2</sup>C receivers, which are communicating with DW\_apb\_i2c acting as an I<sup>2</sup>C master-transmitter. This means that **holding** the transmitter output from DW\_apb\_i2c for that 300ns, to emulate the 300ns hold time, can help such non-compliant, non-Synopsys I<sup>2</sup>C receivers.

2. There is a requirement in the *I2C-Bus Specification* that in FS mode, a I<sup>2</sup>Cdevice needs to suppress input spikes that are up to 50ns wide in the FS mode (such as, the tSP value from Table 4 of the Philips specification) and up to 10ns in the HS mode.

The I<sup>2</sup>C standard requires the receiver to take responsibility of this requirement, but does not specify how or where to implement it (for instance, either in the receiver I/O pad or digital control logic).

If ic\_clk is 20MHz or less, then DW\_apb\_i2c filters away the 50ns spike in FS mode, as required by the specification. In HS mode, the width of the spike required to be filtered away is 10ns and DW\_apb\_i2c achieves 9.49ns with ic\_clk at 105.4MHz.

If the previous requirements cannot be met satisfactorily, then you must ensure that such spike rejection be handled externally to DW\_apb\_i2c, such as in the I/O pad.

## **Reading and Writing from an APB Slave**

When writing to and reading from DesignWare APB slaves, you should consider the following:

- The size of the APB peripheral should always be set equal to the size of the APB data bus, if possible.
- The APB bus has no concept of a transfer size or a byte lane, unlike the DW\_ahb.
- The APB slave subsystem is little endian; the DW\_apb performs the conversion from a big-endian AHB to the little-endian APB.
- All APB slave programming registers are aligned on 32-bit boundaries, irrespective of the APB bus size.
- The maximum APB\_DATA\_WIDTH is 32 bits. Registers larger than this occupies more than one location in the memory map.
- The DW\_apb does not return any ERROR, SPLIT, or RETRY responses; it always returns an OKAY response to the AHB.
- For all bus widths:
  - In the case of a read transaction, registers less than the full bus width returns zeros in the unused upper bits.
  - Writing to bit locations larger than the register width does not have any effect. Only the pertinent bits are written to the register.
- The APB slaves do not need the full 32-bit address bus, paddr. The slaves include the lower bits even though they are not actually used in a 32- or 16-bit system.

#### **Reading From Unused Locations**

Reading from an unused location or unused bits in a particular register always returns zeros. Unlike an AHB slave interface, which would return an error, there is no error mechanism in an APB slave and, therefore, in the DW\_apb.

The following sections show the relationship between the register map and the read/write operations for the three possible APB\_DATA\_WIDTH values: 8-, 16-, and 32-bit APB buses.





#### 32-bit Bus System

For 32-bit bus systems, all programming registers can be read or written with one operation, as illustrated in the previous figure.

Because all registers are on 32-bit boundaries, paddr[1:0] is not actually needed in the 32-bit bus case. But these bits still exist in the configured code for usability purposes.

#### **K** Note

If you write to an address location not on a 32-bit boundary, the bottom bits are ignored/not used.

#### 16-bit Bus System

For 16-bit bus systems, two scenarios exist, as illustrated in the previous picture:

1. The register to be written to or read from is less than or equal to 16 bits

In this case, the register can be read or written with one transaction. In the case of a read transaction, registers less than 16 bits wide returns zeros in the un-used bits. Writing to bit locations larger than the register width causes nothing to happen, i.e. only the pertinent bits are written to the register.

2. The register to be written to or read from is >16 and  $\leq$  32 bits

In this case, two AHB transactions are required, which in turn creates two APB transactions, to read or write the register. The first transaction should read/write the lower two bytes (half-word) and the second transaction the upper half-word.

Because the bus is reading a half-word at a time, paddr[0] is not actually needed in the 16-bit bus case. But these bits still exist in the configured code for connectivity purposes.

#### 🔊 Note -

If you write to an address location not on a 16-bit boundary, the bottom bits are ignored/not used.

#### 8-bit Bus System

For 8-bit bus systems, three scenarios exist, as illustrated in the previous picture:

1. The register to be written to or read from is less than or equal to 8 bits

In this case, the register can be read or written with one transaction. In the case of a read transaction, registers less than 8 bits wide returns zeros in the unused bits. Writing to bit locations larger than the register width causes nothing to happen, that is, only the pertinent bits are written to the register.

2. The register to be written to or read from is >8 and <=16 bits

In this case, two AHB transactions are required, which in turn creates two APB transactions, to read or write the register. The first transaction should read/write the lower byte and the second transaction the upper byte.

3. The register to be written to or read from is >16 and <=32 bits

In this case, four AHB transactions are required, which in turn creates four APB transactions, to read or write the register. The first transaction should read/write the lower byte and the second transaction the second byte, and so on.

Because the bus is reading a byte at a time, all lower bits of paddr are decoded in the 8-bit bus case.

## Write Timing Operation

A timing diagram of an APB write transaction for an APB peripheral register (an earlier version of the DW\_apb\_ictl) is shown in the following figure. Data, address, and control signals are aligned. The APB frame lasts for two cycles when psel is high.



Figure 30: APB Write Transaction

A write can occur after the first phase with penable low, or after the second phase when penable is high. The second phase is preferred and is used in all APB slave components. The timing diagram is shown with the write occurring after the second phase. Whenever the address on paddr matches a corresponding address from the memory map and provided psel, pwrite, and penable are high, then the corresponding register write enable is generated.

A write from the AHB to the APB does not require the AHB system bus to stall until the transfer on the APB has completed. A write to the APB can be followed by a read transaction from another AHB peripheral (not the DW\_apb).

The timing example is a 33-bit register and a 32-bit APB data bus. To write this, 5 byte enables would be generated internally. The example shows writing to the first 32 bits with one write transaction.

## **Read Timing Operation**

A timing diagram of an APB read transaction for an APB peripheral (an earlier version of the DW\_apb\_ictl) is shown in the following figure. The APB frame lasts for two cycles, when psel is high.



Figure 31: APB Read Transaction

Whenever the address on paddr matches the corresponding address from the memory map—psel is high, pwrite and penable are low—then the corresponding read enable is generated. The read data is registered within the peripheral before passing back to the master through the DW\_apb and DW\_ahb.

The qualification of the read-back data with hready from the bridge is shown in the timing diagram, but this does not form part of the APB interface. The read happens in the first APB cycle and is passed straight back to the AHB master in the same cycles as it passes through the bridge. By returning the data immediately to the AHB bus, the bridge can release control of the AHB data bus faster. This is important for systems where the APB clock is slower than the AHB clock.

Once a read transaction is started, it is completed and the AHB bus is held until the data is returned from the slave

#### J Note

If a read enable is not active, then the previously read data is maintained on the read-back data bus.

## **Accessing Top-level Constraints**

To get SDC constraints out of coreConsultant, you need to first complete the synthesis activity and then use the "write\_sdc" command to write out the results:

1. This cC command sets synthesis to write out scripts only, without running DC:

```
set_activity_parameter Synthesize ScriptsOnly 1
```

2. This cC command autocompletes the activity:

autocomplete\_activity Synthesize

3. Finally, this cC command writes out SDC constraints:

write\_sdc <filename>

## A

## **Building and Verifying Your DW\_apb\_i2c**

This chapter provides an overview of the step-by-step process you use to configure, synthesize, and verify your DW\_apb\_i2c component using the Synopsys coreConsultant tool. You use coreConsultant to create a workspace that is your working version of a subsystem, where you connect, configure, simulate, and synthesize your implementation of the subsystem. You can create several workspaces to experiment with different design alternatives. The topics are as follows:

- "Setting Up Your Environment"
- "Starting coreConsultant" on page 172
- "Checking Your Environment" on page 173
- "Configuring the DW\_apb\_i2c"
- "Synthesizing the DW\_apb\_i2c" on page 174
- "Verifying the DW\_apb\_i2c" on page 175

If you plan to include the DW\_apb\_i2c as part of a DesignWare AMBA subsystem, then you will want to use the coreAssembler tool. This tool is a customized version of coreAssembler. For more information about including DW\_apb\_i2c in a DesignWare AMBA subsystem, refer to Chapter 2, "Building and Verifying a Subsystem" on page 17.

### **Setting Up Your Environment**

DW\_apb\_i2c is included with a DesignWare Synthesizable Components for AMBA 2 release; it is assumed that you have already downloaded and installed the release. However, to download and install the latest versions of required tools, refer to the *DesignWare AMBA Synthesizable Components Installation Guide*.

You also need to set up your environment correctly using specific environment variables, such as DESIGNWARE\_HOME, VERA\_HOME, PATH, and SYNOPSYS. If you are not familiar with these requirements and the necessary licenses, refer to "Setting up Your Environment" in the *DesignWare AMBA Synthesizable Components Installation Guide*.

## Starting coreConsultant

To invoke coreConsultant:

- 1. In a UNIX shell, navigate to a directory where you plan to locate your component workspace.
- 2. Invoke coreConsultant:
  - % coreConsultant

The welcome page is displayed, similar to the one below.



3. Click on the DW\_apb\_i2c link in the "Configuring and Using an IP block" section to create a new workspace. After you have created a workspace, you can also continue working from the point you left off by using the "Open" link to open it back up.

In the resulting dialog box, specify the workspace name and workspace root directory, or use the defaults – a workspace name is the name of a configuration of a core; the workspace root directory is the directory in which the configuration is created. Click OK.

You may notice that you are already in the Specify Configuration activity under the Create RTL category in the Activity List on the left, and that the Set Design Prefix activity is already enabled in the list. It is not necessary for you to set the design prefix at this point of the learning phase. You may use this feature in the future if you ever use multiple versions of a component in a design.

## **Checking Your Environment**

Before you begin configuring your component, it is recommended that you check your environment to make sure you have the latest tool versions installed and your environment variables set up correctly.

To check your environment, use the **Help > Check Environment** menu path.

An HTML report is displayed in a separate dialog. This report lists the specific tools and versions installed in your environment. It also displays errors when a specific tool is not installed or if you are using an older version than you need. You will also see an error if your \$DESIGNWARE\_HOME environment variable has not been set up correctly.

## Configuring the DW\_apb\_i2c

This section steps you through the tasks in the coreConsultant GUI that configure your core. Complete information about the latest version of coreConsultant is available on the web in the *coreConsultant User Guide*. To view documentation specific to your version of coreConsultant, choose the Help pull-down menu from the coreConsultant GUI.

At any time during this process you can click on the Help tab for each activity to activate the coreConsultant online help.

#### **K** Note

Throughout the remaining steps in this chapter, it is best if you apply the default values so that the directions and descriptions in the chapter will coincide with your display. After you have used the DW\_apb\_i2c in coreConsultant, you can then go back through these steps and change values in order to see how they affect the design.

 Specify Configuration – The Specify Configuration activity is where you specify the basic configuration of the DW\_apb\_i2c. If you have a Source license, you can choose to use DesignWare Building Block IP (DWBB) components for optimal Synthesis QoR. Alternatively, if you have an RTL source licence, you may use source code for DWBB components without a DesignWare license. If you use RTL source and also have a DesignWare key, you can choose to retain the DWBB parts.

Look through the basic parameters for each item. Click the Next button to view the other configuration defaults. If you need help with any field in the activity pane, right-click on the field name and then left-click on the What's This box.

When the configuration setup is complete, the Report tab is displayed, which gives you all the source files (in encrypted format if you have a DW license, and unencrypted if you have a source license) and all the parameters that have been set for this particular configuration. Reports contain useful information as you complete each step in the coreConsultant process. Familiarize yourself with the report contents before going to the next step.

## Synthesizing the DW\_apb\_i2c

The steps to generate a gate-level netlist for a component in coreConsultant are the similar when running synthesis on a subsystem using coreAssembler. To see the procedures for performing synthesis, refer to "Create Gate-Level Netlist" on page 30. For more information about running synthesis in coreConsultant, refer to the *coreConsultant User Guide*.

#### **Checking Synthesis Status and Results**

To check synthesis status and results, click the Report tab for the synthesis options; coreConsultant displays a dialog that indicates:

- Your selected Run Style (local, lsf, grd, or remote)
- The full path to the HTML file that contains your synthesis results
- The name of the host on which the synthesis is running
- The process ID (Job Id) of the synthesis
- The status of the synthesis job (running or done)

The Results dialog also enables you to kill the synthesis (Kill Job) and to refresh the status display in the Results dialog (Refresh Status). The Results information includes:

- Summary of log files
- Synthesis stages that completed
- Summary of stage results

This information indicates whether the synthesis executed successfully, and lists the DW\_apb\_i2c transactions that occurred during the scenario(s). Thorough analysis of the scenario execution requires detailed analysis of all synthesis log files and inspection of report summaries.

#### **Synthesis Output Files**

All the synthesis results and log files are created under the syn directory in your workspace. Two of the files in the *workspace*/syn directory are:

- run.scr Top-level synthesis script for DW\_apb\_i2c
- run.log Synthesis log file

Your final netlist and report directories depend on the QoR effort that you chose for your synthesis (default is medium):

- low initial
- medium incr1
- high incr2

For information about deliverables that are generated after synthesis is performed, refer to "Database Description" on page 183.

#### **Running Synthesis from Command Line**

To run synthesis from the command line prompt for the files generated by coreConsultant, enter the following command:

% run.scr

This script resides in your workspace/syn directory.

#### **Other Synthesis Information**

The following are the false paths and timing exceptions for the DW\_apb\_i2c.

- If clocks are asynchronous, then false paths exist from registers in pclk to ic\_clk and vice versa.
- There are false paths defined from ic\_rst\_n, and from presetn.

### Verifying the DW\_apb\_i2c

This section provides the steps you use to execute the testbench available for DW\_apb\_i2c verification. Once the DW\_apb\_i2c has been configured and the verification environment has been set up, simulations can be automatically run. In fact, both synthesis and simulation activities can be done in parallel, so you do not have to wait for synthesis to complete in order to start a simulation.

DW\_apb\_i2c verification is detailed in the following sections:

- "Creating GTECH Simulation Models"
- "Verify the Simulation Model" on page 177

#### 了 Note -

*For GTECH Simulations Only.* Due to the configurable nature of the component, some ports in the testbench may not be needed for your chosen configuration. Warnings about undriven nets may appear. These warnings are to be expected, and you can ignore them. The verification result files show if the verification ran successfully.

#### **Creating GTECH Simulation Models**

DesignWare AMBA Synthesizable Components (coreKit RTL) are delivered in encrypted format, rather than source code, and some simulators cannot read the encrypted source files. In order for these simulators to read the encrypted files, you must either perform a GTECH conversion or purchase a source license from Synopsys.

#### J Note

The Synopsys VCS simulator reads the encrypted files directly and does not require a GTECH conversion. All other supported simulators require a GTECH simulation model. You need a DesignWare license to complete the GTECH generation process. If you are a source license customer, then you do not have to generate a GTECH simulation model, even if you are using a non-VCS simulator.

Also, it is not possible to perform a GTECH simulation with DC FPGA.

1. **Generate GTECH Model** – To create a GTECH simulation model, click on the Generate GTECH Model activity.

2. Look at the values for the parameters listed below.

Field Name	Description	
Execution Options		
Generate Scripts only?	Values: Enable or Disable Default Value: Disable Description: Writes scripts that run the generation of the GTECH simulation model, but they are not run when you click Apply. To run these scripts, go to the gtech directory of the component workspace and run the run.scr script.	
Run Style	<ul><li>Values: local, lsf, grd, or remote</li><li>Default Value: local</li><li>Description: Describes how to run the command: locally, via lsf, via grd, or through the remote shell.</li></ul>	
Run Style Options	Values: user-defined Default Value: none Description: Additional options for the run style options except local. For remote, specify the hostname. For lsf and grd, specify bsub or qsub commands.	
Send e-mail	Values: current user's name Description: E-mail is sent when the command script completes or is terminated.	
Synthesis Control		
Ungroup Netlist after Compile	Values: Enable or Disable Default Value: Disable Description: Ungroups the design to provide a non-hierarchical netlist	

#### Table 13: Parameters for Generate GTECH Model

3. Click Apply; coreConsultant invokes Design Compiler to perform a low-effort compile (quickmap) of your custom configuration using the Synopsys technology-independent GTECH library. After this activity has completed, an e-mail similar to the following is sent to the specified user name (if you enabled that option):

Activity:	GenerateGtechModel
Workspace:	workspace_path
Design:	DW_apb_i2c
Started:	Wed Jul 24 16:19:48 BST 2002
Finished:	Wed Jul 24 16:21:42 BST 2002
Status:	Completed
Results:	<i>workspace_path</i> /gtech/gtech.log

Your simulation model is contained in the DW\_apb\_i2c.v output file that is written to *workspacel* gtech/qmap/db.

#### **Verify the Simulation Model**

To verify DW\_apb\_i2c, use coreConsultant to complete the following steps:

- 1. (**Optional**) **Formal Verification** You can run formal verification scripts using Synopsys' Formality (fm\_shell) to check two designs for functional equivalence. You can check the gate-level design from a selected phase of a previously executed synthesis strategy against either the RTL implementation of the design or the gate-level design from another stage of synthesis. To run this, click Formal Verification under the Verify Component activity.
- 2. Setup and Run Simulations Specify the simulation by completing the Setup and Run Simulations activity:
  - a. In the VIP pane, click on the VMT and AMBA versions to see the available versions; leave these in the default "latest" mode.
  - b. In the Select Simulator area, click on the Simulator view list item to view available simulators (VCS is the default).
  - c. Specify an appropriate Verilog simulator from the drop-down menu.

For installation instructions and information about required tools and versions, refer to "Setting up Your Environment" in the *DesignWare AMBA Synthesizable Components Installation Guide*. For general information about the contents of the release, refer to the *DesignWare DW\_apb\_i2c Release Notes*.

d. In the Simulator Setup area of the Simulator pane, look at the parameters for the simulator setup as detailed in the following table.

Field Name	Description
Root Directory of Cadence Installation	The path to the top of the directory tree where the Cadence NC-Verilog executable is found; coreConsultant automatically detects this path. The NC-Verilog executables reside in the ./bin subdirectory.
MTI Include Path	The path to the include directory contained within your MTI simulator installation area. A valid directory includes the file veriuser.h.
Vera Install Area (\$VERA_HOME)	Path to your Vera installation. This parameter defaults to the value of your VERA_HOME environment variable. Changes to this value are propagated as \$VERA_HOME in any simulation run.
Vera .vro file cache directory	Cache directory used by Vera to store .vro files. These files are generated as part of building the testbench. Encrypted Vera source is compiled and stored in the cache.
DW Foundation install area	Path to your Synopsys/DW Foundation installation. This parameter defaults to the value of your SYNOPSYS environment variable. Any change to this value must be made from the Tool Installation Areas coreConsultant dialog box.

Field Name	Description
C Compiler for (Vera PLI)	Values: gcc or cc Default Value: gcc Description: Invokes the specific C compiler to create a Vera PLI for your chosen non-VCS simulator. Choose cc if you have the platform native ANSI C compiler installed. Choose gcc if you have the GNU C compiler installed.

e. In the Waves Setup area of the Simulator pane, look at the parameters for the waves setup as detailed below.

#### 🏑 🌮 Note -

For the Generate Waves File setting, enable the check box so that the simulation will create a file that you can use later for debugging the simulation, if you want to do so.

Field Name	Description
Generates waves file	<ul> <li>Values: Enable or Disabled</li> <li>Default Value: Disable</li> <li>Description: Indicates whether a wave file should be created for debugging with a wave file browser after simulation ends. Uses VPD file format for VCS and VCD format for the other supported simulators.</li> </ul>
Depth of waves to be recorded	<b>Description</b> : Enter the depth of the signal hierarchy for which to record waves in the dump file. A depth of 0 indicates all signals in the hierarchy are included in the wave file.

- f. Choose the View list choice.
- g. In the View Selection area of the View pane, look at the choice of views of the design you can simulate from the drop-down list:
  - RTL requires a source license or Synopsys VCS
  - GTECH requires that you have completed the Generate GTECH Model activity (see page 175) only if you are using a non-VCS simulator and do not have a source license.
- h. Choose the Execution Options list choice to set the following options:

Field Name	Description
Do Not Launch Simulation	Values: Enable or Disable Default Value: Disable Description: Determines whether to execute the simulation or just generate the simulation run script. If enabled, coreConsultant generates, but does not execute, the simulation run script. You can execute the script at a later time by invoking the run script (workspace/sim/run.scr) directly from the UNIX command line or by repeating the Verification activity with Do Not Launch Simulation unselected.

Field Name	Description
Run Style	Values: local, lsf, grd, or remote Default Value: local Description: Describes how to run the command: locally, via lsf, via grd, or through the remote shell.
Run Style Options	Values: user-defined Default Value: none Description: Additional options for the run style options except local. For remote, specify the hostname. For lsf and grd, specify bsub or qsub commands.
Send e-mail	Values: current user's name Description: E-mail is sent when the command script completes or is terminated.

i. Select Testbench and look at the options described below:

Field Name	Description
Let each Test decide default Timeout Period	<ul> <li>Values: Enable or Disable</li> <li>Default Value: Enable</li> <li>Description: Allows the test to default the timeout period value.</li> <li>NOTE: It it highly recommended that you leave this option enabled if you want the simulation to complete normally.</li> </ul>
Number of clocks before simulation timeout	<ul> <li>Minimum Value: 1</li> <li>Default Value: 999999</li> <li>Dependencies: This setting is activated when the "Let each Test decide default Timeout Period" is disabled.</li> <li>Description: Enabled if default timeout period not enabled. Enter the number of clock periods of simulation that, if passed, cause the simulation to fail. This is used to avoid runaway simulations or to debug truncated simulation runs.</li> <li>NOTE: If you are experiencing a timeout during the simulation for your specific configuration, you may need to increase this value.</li> </ul>
APB Clock Ratio	Values: 1-8 (currently only 1 is allowed) Default Value: 1 Description: Specifies the ratio of the APB clock (also known as pclk or the system clock).
Run test_i2c	This is automatically set and runs the specific tests to verify the DW_apb_i2c.

j. Click Apply to run the simulation.

When you click Apply, coreConsultant performs the following actions:

- Sets up the DW\_apb\_i2c verification environment to match your selected DW\_apb\_i2c configuration.
- Generates the simulation run script (run.scr) and writes it to your *workspace*/sim directory.
- Invokes the simulation run script, unless you enabled the Do Not Launch Simulation option.

The simulation run script, in turn, performs the following actions:

- Links the generated command files, and recompiles the testbench.
- Invokes your simulator to simulate the specified scenarios.
- Writes the simulation output files to your *workspace*/sim/test\_\* directory.
- If an e-mail address is specified, sends the simulation completion information to that e-mail address when the simulation is complete.

For an overview of the related tests, refer to "Verification" on page 157.

#### **Checking Simulation Status and Results**

To check simulation status and results, click the Report tab for either the GTECH models or for the simulation options; coreConsultant displays a dialog that indicates:

- Your selected Run Style (local, lsf, grd, or remote)
- The full path to the HTML file that contains your simulation results
- The name of the host on which the simulation is running
- The process ID (Job Id) of the simulation
- The status of the simulation job (running or done)

If you selected the "LSF/GRD" option for the Run Style, then the status of the simulation jobs (running or complete) is incorrect. Once all the simulation jobs are submitted to the LSF/GRD queue, the status would indicate "complete." You should use "bjobs/qstatus" to see whether all the jobs are completed.

The Results dialog also enables you to kill the simulation (Kill Job) and to refresh the status display in the Results dialog (Refresh Status). The Results information includes:

- Vera compile execution messages
- Simulation execution messages
- DW\_apb\_i2c bus transactions

This information indicates whether the simulation executed successfully, and lists the DW\_apb\_i2c transactions that occurred during the scenario(s).

Thorough analysis of the scenario execution requires detailed analysis of all simulation output files and inspection of simulation waveforms with a waveform viewer.

#### **Creating a Batch Script**

It sometimes helps to have a batch file that contains information about the workspace, parameters, attributes, and so on. You can then review these by looking at the file in an ASCII editor. To do this, choose the **File > Write Batch Script** menu item and enter a name for the file. Then look at the contents to familiarize yourself with the information that you can get from this file. You can use the batch script to reproduce the workspace.
#### **Applying Default Verification Attributes**

To reset all DW\_apb\_i2c verification attributes to their default values, use the Default button in the Setup and Run Simulation activity under the Verification tab.

To examine default attribute values without resetting the attribute values in your current workspace, create a new workspace; the new workspace has all the default attribute values. Alternatively, use the Default button to reset the values, and then close your current workspace without saving it.

If you are interested, you might want to go back through the process in this chapter and change parameters in order to see how the results vary to the defaults.

# B **Database Description**

This appendix lists the deliverables and other reference files that are generated from the coreConsultant flow.

This appendix includes the following sections:

- "Design/HDL Files" on page 184
- "Register Map Files" on page 185
  "Synthesis Files" on page 186
- "Verification Reference Files" on page 186

## **Design/HDL Files**

The following sections describe the design and HDL files that are produced by coreConsultant when configuring and verifying a DesignWare AMBA component.

#### **RTL-Level Files**

The following table describes the RTL files that are generated by the Create RTL activity of the coreConsultant GUI. They are encrypted except where otherwise noted.

#### J Note -

Any Synopsys synthesis tool or simulator can read encrypted RTL files.

Files	Encrypted?	Purpose
./src/component_cc_constants.v	No	Includes definitions and values of all configuration parameters that you have specified for the component.
./src/component.v	No	Top-level HDL file. When you include the component in your simulation, you must include the DesignWare libraries by using the following options in your simulator invocation: -y \${SYNOPSYS}/packages/gtech/src_ver -y \${SYNOPSYS}/dw/sim_ver For an example of this process, refer to the DW_AMBA
		QuickStart SingleLayer Example Guide. Note: If you could not open the QuickStart documentation, it means that you have not downloaded the QuickStart examples. For download instructions, please refer to the DesignWare AMBA Synthesizable Components Installation Guide.
./src/component_submodule.v	Yes	Sub-modules of component
./src/component_constants.v	No	Includes the constants used internally in the design.
./src/component.lst	No	Lists the order in which the RTL files should be read into tools, such as simulators or dc_shell. For example, use the following option to read the design into VCS: vcs -f component.lst
./src/*.update	Yes	Ignore these files. Used for VHDL generation
./export/component_inst.v	No	Instantiation of configured component for use in design

Table 14: RTL-Level Files

#### **Simulation Model Files**

The following table includes the simulation model files generated for the component during the Generate GTECH Simulation activity in coreConsultant. These files are needed when you are using a non-Synopsys simulator (when you can not use the encrypted RTL).

Files	Encrypted?	Purpose
./gtech/final/db/component.v	No	Simulation model of the component for use with non-Synopsys simulators. A technology-independent, gate-level netlist. VHDL and Verilog versions are generated.
		When you use this simulation model in your simulation, you must include the DesignWare libraries by using the following options in your simulator invocation:
		-y \${SYNOPSYS}/packages/gtech/src_ver
		-y \${SYNOPSYS}/dw/sim_ver
		For an example of this process, refer to the <i>DW_AMBA</i> <i>QuickStart SingleLayer Example Guide</i> .
		Note: If you could not open the QuickStart documentation, it means that you have not downloaded the QuickStart examples. For download instructions, please refer to the <i>DesignWare AMBA Synthesizable Components Installation Guide</i> .

#### Table 15: Simulation Model Files

## **Register Map Files**

These files only pertain to DW\_ahb and DW\_apb slaves, basically components that have a programming interface. The DesignWare AMBA components that do not have register map files are the DW\_apb, DW\_ahb\_icm, and DW\_ahb\_h2h components. These files include address definitions (memory map) for the component. The following table includes a description of the C and Verilog header files generated for components with programming interfaces.

#### Table 16: Header Files

Files	Encrypted?	Purpose
./c_headers/component_defs.h	No	For use when programming the component in a C environment.
./verilog_headers/component_defs.v	No	For use when programming the component in a Verilog environment.

# **Synthesis Files**

The following table includes the files that are generated after the Create Gate-Level Netlist activity in coreConsultant is performed on a component.

Files	Encrypted?	Purpose
./syn/auxScripts	No	Auxiliary files for synthesis.
./syn/final/db/component.db	Binary format	Synopsys .db files (gate level) that can be read into dc_shell for further synthesis, if desired.
./syn/final/db/component.v	No	Gate-level netlist that is mapped to technology libraries that you specify.
./syn/constrain/script/*.*	No	Constraint files for the components.
./syn/final/report/*.*	No	Synthesis result files.

## **Verification Reference Files**

The files described in the following table include information pertaining to the component's operation so that you can verify installation and configuration of the component has been successful. These files are not for re-use during system-level verification.

Files	Encrypted?	Purpose
./sim/runtest	No	Perl script that runs the coreConsultant Verify Component activity from the command line.
./sim/runtest.log	No	The overall result of simulation, including pass/fail results.
./sim/test_testname/test.result	No	Pass/fail of individual test.
./sim/test testname/test.log	No	Log file for individual test.

 Table 18: Verification Reference Files

For more information about performing verification on your component, see the chapter titled Verification in this databook.

# С

# **DesignWare QuickStart Designs**

The DesignWare AMBA Synthesizable Components environment provides many templates and examples to help you be successful with your own design creation process. This section summarizes these system design aids, and points you to more information about them.

## **QuickStart Example Designs**

QuickStart examples are provided with the DesignWare Synthesizable Components and verification models to help you learn about these products. The QuickStart examples show how to connect the DesignWare AMBA Synthesizable Components to the DW\_apb and DW\_ahb bus IP, and how to set up a verification environment. These are simulation-only subsystems to view waveforms, and not for use in synthesis. Each example design includes the following information:

- Block diagram of subsystem design, showing connections and ports
- Purpose of the example, and features included
- Example directory structure
- Important configuration and parameter information
- Overview of the testbench and tests that are provided
- Instructions on how to quickly perform a simulation run

For more information about QuickStart examples, refer to the *DesignWare AMBA QuickStart\_SingleLayer Guide* and the *DesignWare AMBA QuickStart\_MultiLayer Guide*.

#### 🔊 Note

If you could not open the QuickStart documentation, it means that you have not downloaded the QuickStart examples. For download instructions, please refer to the *DesignWare AMBA Synthesizable Components Installation Guide*.

# **D**W\_apb\_i2c Application Notes

The following are application notes for the DW\_apb\_i2c component.

• The tSDAH (SDA data hold time) detailed in the *I2C-Bus Specification* should be 300-900ns for Fast Mode Devices. However, the SDA data hold time in the DW\_apb\_i2c component is one-clock cycle based. This tSDAH may be insufficient for some slave devices. A few slave devices may not receive the valid address due to the lack of SDA hold time and will not acknowledge even if the address is valid. If the SDA data hold time is insufficient, an error may occur.

**Workaround:** If a device needs more SDA data hold time than one clock cycle, an RC delay circuit is needed on the SDA line as illustrated in the following figure:



For example, R=K and C=200pF.

# **E** Glossary

active command queue	Command queue from which a model is currently taking commands; see also command queue.
activity	A set of functions in coreConsultant that step you through configuration, verification, and synthesis of a selected core.
AHB	Advanced High-performance Bus — high-performance system backbone bus. AHB supports the efficient connection of processors, on-chip memories and off-chip external memory interfaces (ARM Limited specification).
AMBA	Advanced Microcontroller Bus Architecture — a trademarked name by ARM Limited that defines an on-chip communication standard for high speed microcontrollers.
APB	Advanced Peripheral Bus — optimized for minimal power consumption and reduced interface complexity to support peripheral functions (ARM Limited specification).
APB bridge	DW_apb submodule that converts protocol between the AHB bus and APB bus.
application design	Overall chip-level design into which a subsystem or subsystems are integrated.
arbiter	AMBA bus submodule that arbitrates bus activity between masters and slaves.
BFM	Bus-Functional Model — A simulation model used for early hardware debug. A BFM simulates the bus cycles of a device and models device pins, as well as certain on-chip functions. See also Full-Functional Model.
big-endian	Data format in which most significant byte comes first; normal order of bytes in a word.
blocked command stream	A command stream that is blocked due to a blocking command issued to that stream; see also command stream, blocking command, and non-blocking command.

blocking command	A command that prevents a testbench from advancing to next testbench statement until this command executes in model. Blocking commands typically return data to the testbench from the model.
bus bridge	Logic that handles the interface and transactions between two bus standards, such as AHB and APB. See APB bridge.
command channel	Manages command streams. Models with multiple command channels execute command streams independently of each other to provide full-duplex mode function.
command stream	The communication channel between the testbench and the model.
component	A generic term that can refer to any synthesizable IP or verification IP in the DesignWare Library. In the context of synthesizable IP, this is a configurable block that can be instantiated as a single entity (VHDL) or module (Verilog) in a design.
configuration	The act of specifying parameters for a core prior to synthesis; can also be used in the context of VIP.
configuration intent	Range of values allowed for each parameter associated with a reusable core.
core	Any configurable block of synthesizable IP that can be instantiated as a single entity (VHDL) or module (Verilog) in a design. Core is the preferred term for a big piece of IIP. Anything that requires coreConsultant for configuration, as well as anything in the DesignWare Cores library, is a core.
core developer	Person or company who creates or packages a reusable core. All the cores in the DesignWare Library are developed by Synopsys.
core integrator	Person who uses coreConsultant or coreAssembler to incorporate reusable cores into a system-level design.
coreAssembler	Synopsys product that enables automatic connection of a group of cores into a subsystem. Generates RTL and gate-level views of the entire subsystem.
coreConsultant	A Synopsys product that lets you configure a core and generate the design views and synthesis views you need to integrate the core into your design. Can also synthesize the core and run the unit-level testbench supplied with the core.
coreKit	An unconfigured core and associated files, including the core itself, a specified synthesis methodology, interfaces definitions, and optional items such as verification environment files and core-specific documentation.
cycle command	A command that executes and causes HDL simulation time to advance.
decoder	Software or hardware subsystem that translates from and "encoded" format back to standard format.
design context	Aspects of a component or subsystem target environment that affect the synthesis of the component or subsystem.
design creation	The process of capturing a design as parameterized RTL.
Design View	A simulation model for a core generated by coreConsultant.

DesignWare AMBA Synthesizable Components	The Synopsys name for the collection of AMBA-compliant coreKits and verification models delivered with DesignWare and used with coreConsultant or coreAssembler to quickly build DesignWare AMBA Synthesizable Component designs.
DesignWare cores	A specific collection of synthesizable cores that are licensed individually. For more information, refer to www.synopsys.com/designware.
DesignWare Library	A collection of synthesizable IP and verification IP components that is authorized by a single DesignWare license. Products include SmartModels, VMT model suites, DesignWare Memory Models, Building Block IP, and the DesignWare AMBA Synthesizable Components.
dual role device	Device having the capabilities of function and host (limited).
endian	Ordering of bytes in a multi-byte word; see also little-endian and big-endian.
Full-Functional Mode	A simulation model that describes the complete range of device behavior, including code execution. See also BFM.
GPIO	General Purpose Input Output.
GTECH	A generic technology view used for RTL simulation of encrypted source code by non-Synopsys simulators.
hard IP	Non-synthesizable implementation IP.
HDL	Hardware Description Language – examples include Verilog and VHDL.
IIP	Implementation Intellectual Property — A generic term for synthesizable HDL and non-synthesizable "hard" IP in all of its forms (coreKit, component, core, MacroCell, and so on).
implementation view	The RTL for a core. You can simulate, synthesize, and implement this view of a core in a real chip.
instantiate	The act of placing a core or model into a design.
interface	Set of ports and parameters that defines a connection point to a component.
IP	Intellectual property — A term that encompasses simulation models and synthesizable blocks of HDL code.
little-endian	Data format in which the least-significant byte comes first.
MacroCell	Bigger IP blocks (6811, 8051, memory controller) available in the DesignWare Library and delivered with coreConsultant.
master	Device or model that initiates and controls another device or peripheral.
model	A Verification IP component or a Design View of a core.
monitor	A device or model that gathers performance statistics of a system.
non-blocking command	A testbench command that advances to the next testbench statement without waiting for the command to complete.

peripheral	Generally refers to a small core that has a bus connection, specifically an APB interface.
RTL	Register Transfer Level. A higher level of abstraction that implies a certain gate-level structure. Synthesis of RTL code yields a gate-level design.
SDRAM	Synchronous Dynamic Random Access Memory; high-speed DRAM adds a separate clock signal to control signals.
SDRAM controller	A memory controller with specific connections for SDRAMs.
slave	Device or model that is controlled by and responds to a master.
SoC	System on a chip.
soft IP	Any implementation IP that is configurable. Generally referred to as synthesizable IP.
static controller	Memory controller with specific connections for Static memories such as asynchronous SRAMs, Flash memory, and ROMs.
subsystem	In relation to coreAssembler, highest level of RTL that is automatically generated.
synthesis intent	Attributes that a core developer applies to a top-level design, ports, and core.
synthesizable IP	A type of Implementation IP that can be mapped to a target technology through synthesis. Sometimes referred to as Soft IP.
technology-independent	Design that allows the technology (that is, the library that implements the gate and via widths for gates) to be specified later during synthesis.
Testsuite Regression Environment (TRE)	A collection of files for stand-alone verification of the configured component. The files, tests, and functionality vary from component to component.
VIP	Verification Intellectual Property — A generic term for a simulation model in any form, including a Design View.
workspace	A network location that contains a personal copy of a component or subsystem. After you configure the component or subsystem (using coreConsultant or coreAssembler), the workspace contains the configured component/subsystem and generated views needed for integration of the component/subsystem at the top level.
wrap, wrapper	Code, usually VHDL or Verilog, that surrounds a design or model, allowing easier interfacing. Usually requires an extra, sometimes automated, step to create the wrapper.
zero-cycle command	A command that executes without HDL simulation time advancing.

# Index

#### A

active command queue definition 191 activity definition 191 Adding component, to subsystem 22 AHB definition 191 AMBA definition 191 APB definition 191 APB bridge definition 191 APB Interface, and DW\_apb\_i2c 74 APB\_DATA\_WIDTH 76 application design definition 191 arbiter definition 191 Arbitration, of master 54 ATPG, with TetraMax 33

#### B

BFM definition 191
big-endian definition 191
Block diagram, of DW\_apb\_i2c 13
blocked command stream definition 191
blocking command definition 192
Building a subsystem, with coreAssembler 17
bus bridge definition 192

#### С

C header files 185 Check tool environment, in coreAssembler 27 Clock synchronization 55 command channel definition 192 command stream definition 192 component definition 192 Configuration of IC\_CLK frequency 63 configuration definition 192 configuration intent definition 192 Configuration parameters 76 Configuring components in coreAssembler 28 core definition 192 core developer definition 192 core integrator definition 192 coreAssembler building a subsystem 17 configuring components 28 creating a batch script 44 creating gate-level netlist 30 creating subsystem RTL 29 definition 192 formal verification 40 overview of usage flow 18 starting 21 verifying a component 36 coreConsultant definition 192 formal verification 177 coreKit definition 192 Creating batch script of workspace 44 gate-level netlist in coreAssembler 30 cycle command definition 192

#### D

dc\_shell 30 debug\_addr 97 debug\_addr\_10bit 97 debug\_data 97 debug\_hs 98 debug\_master\_act 98 debug\_mst\_cstate 98 debug\_p\_gen 97 debug\_rd 97 debug\_s\_gen 97 debug\_slave\_act 98 debug\_slv\_cstate 98 debug\_wr 98 decoder definition 192 design context definition 192 design creation definition 192 Design for Test, synthesis options 32 Design View definition 192 DesignWare AMBA Synthesizable Components definition 193 DesignWare cores definition 193 DesignWare Library definition 193 Disabling DW\_apb\_i2c version 1.06a 62 **DMA** Controller and DW\_apb\_i2c 65 DMA interface, signals 95 dma rx ack 96 dma\_rx\_req 96 dma\_rx\_single 96 dma\_tx\_ack 96 dma\_tx\_req 95 dma tx single 96 dual role device definition 193 DW\_apb slaves read timing operation 168 write timing operation 167 DW\_apb\_i2c block diagram of 13 functional behavior 45 functional overview 13 I/O description 86 memory map of 100 operation modes 56 overview of 45 parameters 75, 76 programming of 99 protocols 50 registers 104

synthesis output files 34, 174 synthesis of 174 testbench overview of 160 overview of tests 157 Dynamic update of IC\_TAR initial configuration of master mode 60 or 10-bit addressing for master mode 61

#### E

endian definition 193 Environment, licenses 14 Exporting, a subsystem 44

#### F

fm\_shell 30
Formal verification
in coreAssembler 40
in coreConsultant 177
FPGA, running synthesis for 32
fpga\_shell 30
Full-Functional Mode
definition 193
Functional behavior, of DW\_apb\_i2c 45
Functional overview, of DW\_apb\_i2c 13

#### G

Generating subsystem RTL 29 GPIO definition 193 GTECH definition 193 GTECH, generation of 34, 175

#### H

hard IP definition 193 HDL definition 193

#### I

I/O connections 87 I/O signals, description of 86 IC\_10BITADDR\_MASTER 77, 78 ic clk 89

ic\_clk\_in\_a 90

ic clk oe 90

IC CON 104

ic data oe 90

ic en 90

IC HS MADDR 111

IC\_HS\_MASTER\_CODE 77

IC HS SCL HIGH COUNT 83

IC HS SCL LOW COUNT 77, 83

IC HS SCL HCNT 120

IC\_HS\_SCL\_LCNT 122

IC\_ACK\_GENERAL\_CALL 148 ic activity intr( n) 94 IC ADD ENCODED PARAMS 80 IC\_CAP\_LOADING 82 IC CLK frequency, configuration of 63 IC CLOCK FREQ 81 IC CLR ACTIVITY 133 IC CLR GEN CALL 134 IC CLR INTR 129 IC CLR RD REO 131 IC CLR RX DONE 132 IC CLR RX OVER 130 IC CLR RX UNDER 130 IC CLR START DET 134 IC\_CLR\_STOP\_DET 133 IC\_CLR\_TX\_ABRT 132 IC\_CLR\_TX\_OVER 131 ic\_current\_src\_en 91 IC DATA CMD 112 ic data in a 90 IC\_DEFAULT\_SLAVE\_ADDR 76, 77 IC DMA CR 146 IC\_DMA\_RDLR 147 IC DMA TDLR 147 IC ENABLE 136 IC ENABLE STATUS 149 IC FS SCL HCNT 116 IC\_FS\_SCL\_HIGH\_COUNT 82 IC FS SCL LCNT 118 IC FS SCL LOW COUNT 82 ic\_gen\_call\_intr(\_n) 95 IC\_HC\_COUNT\_VALUES 80

IC MASTER MODE 77 IC MAX SPEED MODE 76 IC RAW INTR STAT 126 ic\_rd\_req\_intr(\_n) 93 IC RESTART EN 79 ic rst n 89 IC\_RX\_BUFFER\_DEPTH 78 ic rx done intr( n) 93 ic\_rx\_over\_intr(\_n) 91 IC RX TL 78, 128 ic rx under intr( n) 92 IC RXFLR 140 **IC\_SAR 110** IC SDA SETUP 148 IC SLV DATA NACK ONLY 145 IC SS CDNT 115 IC SS HCNT 113 IC\_SS\_SCL\_HIGH\_COUNT 81 IC\_SS\_SCL\_LOW\_COUNT 82 ic start det intr( n) 95 IC STATUS 137 ic\_stop\_det\_intr(\_n) 94 IC TAR 108 ic tx abrt intr( n) 92 IC TX ABRT SOURCE 141 IC TX BUFFER DEPTH 78 ic tx ecmply intr( n) 94 ic\_tx\_over\_intr(\_n) 92 IC TX TL 78, 129 IC TXFLR 139 IC\_USE\_COUNTS 80 IIP definition 193 implementation view definition 193 instantiate definition 193 interface definition 193 Interfaces **APB** 74 DMA Controller 65 IP definition 193

#### L

Licenses 14 little-endian definition 193

 $ic_intr(_n)$  91

IC INTR IO 79 IC INTR MASK 125

IC\_INTR\_POL 80

IC\_INTR\_STAT 124

#### Μ

MacroCell definition 193 master definition 193 Master arbitration 54 Master mode 60 Memory map, of DW\_apb\_i2c 100 model definition 193 monitor definition 193

#### N

non-blocking command definition 193

#### 0

Operation modes 56 Output files GTECH 185 header files 185 register map 185 RTL-level 184 Simulation model 185 synthesis 186 verification 186

#### Р

paddr 89 Parameters description of 76 pclk 88 penable 88 peripheral definition 194 prdata 89 presetn 88 Programming DW\_apb\_i2c memory map 99 registers 104 Protocols, of  $I^2C$  50 psel 88 psyn\_shell 30 pt\_shell 30 pwdata 89 pwrite 89

#### R

Reading, from unused locations 164 Register IC HS MADDR 111 Registers Clear ACTIVITY Interrupt 133 Clear Combined and Individual Interrupts 129 Clear GEN\_CALL Interrupt 134 Clear RD\_REQ Interrupt 131 Clear RX\_DONE Interrupt 132 Clear RX\_OVER Interrupt 130 Clear RX\_UNDER Interrupt 130 Clear START\_DET Interrupt 134 Clear STOP\_DET Interrupt 133 Clear TX ABRT Interrupt 132 Clear TX\_OVER Interrupt 131 Control 104 DMA Control 146 DMA Transmit Data Level 147 Enable Status 149 Fast Speed I2C Clock SCL High Count 116 Fast Speed I2C Clock SCL Low Count 118 Generate Slave Data NACK 145 High Speed I2C Clock SCL High Count 120 High Speed I2C Clock SCL Low Count 122 HS Master Mode Code Address 111 I2C Enable 136 I2C Receive Data Level 147 IC\_ACK\_GENERAL\_CALL 148 IC\_CLR\_ACTIVITY 133 IC\_CLR\_GEN\_CALL 134 IC\_CLR\_INTR 129 IC CLR RD REO 131 IC\_CLR\_RX\_DONE 132 IC\_CLR\_RX\_OVER 130 IC\_CLR\_RX\_UNDER 130 IC CLR START DET 134 IC\_CLR\_STOP\_DET 133 IC\_CLR\_TX\_ABRT 132 IC\_CLR\_TX\_OVER 131 IC CON 104 IC DATA CMD 112 IC\_DMA\_CR 146 IC DMA RDLR 147 IC\_DMA\_TDLR 147 IC\_ENABLE 136 IC\_ENABLE\_STATUS 149 IC FS SCL HCNT 116 IC\_FS\_SCL\_LCNT 118 IC\_HS\_SCL\_HCNT 120 IC\_HS\_SCL\_LCNT 122 IC\_INTR\_MASK 125

IC INTR STAT 124 IC\_RAW\_INTR\_STAT 126 IC\_RX\_TL 128 IC\_RXFLR 140 IC SAR 110 IC\_SDA\_SETUP 148 IC\_SLV\_DATA\_NACK\_ONLY 145 IC\_SS\_HCNT 113 IC SS LCNT 115 IC\_STATUS 137 IC\_TAR 108 IC\_TX\_ABRT\_SOURCE 141 IC\_TX\_TL 129 IC\_TXFLR 139 Interrupt Mask 125 Interrupt Status 126 of DW\_apb\_i2c 104 Raw Interrupt Status 124 Receive Buffer Threshold 128 Rx/Tx Data buffer and Command 112 SDA Setup 148 Slave Address 110 Standard Speed I2C Clock SCL High Count 113 Standard Speed I2C Clock SCL Low Count 115 Target Address 108 Transmit Buffer Threshold 129 RTL. definition 194 run.scr 34. 174

#### S

**SDRAM** definition 194 SDRAM controller definition 194 Signals, description of 86 Simulation generating GTECH models 34, 175 of a component 36of a subsystem 40 of DW apb i2c 160 results 39, 43, 180 status 39, 43, 180 slave definition 194 Slave mode 56 SoC definition 194 SoC Platform AHB contained in 11 APB, contained in 11 defined 11

soft IP definition 194 SSI HAS DMA 79 Starting coreAssembler 21 static controller definition 194 subsystem definition 194 Synthesis of DW\_apb\_i2c 174 output files 34, 174 results 34, 174 running from command line 175 target technology, specifying 31, 173 synthesis intent definition 194 synthesizable IP definition 194 Synthesizing subsystem 30

#### Т

Target technology, specifying 31, 173 technology-independent definition 194 Test vectors, generating 33 test\_DW\_apb\_i2c.v 160 Testsuite Regression Environment (TRE) definition 194 Timing read operation of DW\_apb slave 168 write operation of DW\_apb slave 167 TRE definition 194

#### U

USE\_FOUNDATION 76, 79

#### V

Vera, overview of tests 157 Verification and Vera tests 157 generating GTECH models 34, 175 of a component 36 of a subsystem 40 of DW\_apb\_i2c 160 Verilog header files 185 VIP definition 194

#### W

workspace definition 194 wrap definition 194 wrapper definition 194

#### Ζ

zero-cycle command definition 194